Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FFG1136 Search Results

    SF Impression Pixel

    FFG1136 Price and Stock

    AMD XC5VLX50T-1FFG1136I

    IC FPGA 480 I/O 1136FCBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC5VLX50T-1FFG1136I Tray 1
    • 1 $1368.75
    • 10 $1368.75
    • 100 $1368.75
    • 1000 $1368.75
    • 10000 $1368.75
    Buy Now
    Avnet Americas XC5VLX50T-1FFG1136I Tray 12 Weeks 1
    • 1 $1385.175
    • 10 $1385.175
    • 100 $1385.175
    • 1000 $1385.175
    • 10000 $1385.175
    Buy Now
    Mouser Electronics XC5VLX50T-1FFG1136I 3
    • 1 $1423.37
    • 10 $1423.37
    • 100 $1423.37
    • 1000 $1423.37
    • 10000 $1423.37
    Buy Now

    AMD XC5VLX50T-1FFG1136C

    IC FPGA 480 I/O 1136FCBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC5VLX50T-1FFG1136C Tray 1
    • 1 $1016.6
    • 10 $1016.6
    • 100 $1016.6
    • 1000 $1016.6
    • 10000 $1016.6
    Buy Now
    Avnet Americas XC5VLX50T-1FFG1136C Tray 12 Weeks 1
    • 1 $989.23
    • 10 $989.23
    • 100 $989.23
    • 1000 $989.23
    • 10000 $989.23
    Buy Now
    Mouser Electronics XC5VLX50T-1FFG1136C 3
    • 1 $1003.67
    • 10 $1003.67
    • 100 $1003.67
    • 1000 $1003.67
    • 10000 $1003.67
    Buy Now

    AMD XC5VLX85T-1FFG1136I

    IC FPGA 480 I/O 1136FCBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC5VLX85T-1FFG1136I Tray 1
    • 1 $2210
    • 10 $2210
    • 100 $2210
    • 1000 $2210
    • 10000 $2210
    Buy Now
    Avnet Americas XC5VLX85T-1FFG1136I Tray 12 Weeks 1
    • 1 $2236.52
    • 10 $2236.52
    • 100 $2236.52
    • 1000 $2236.52
    • 10000 $2236.52
    Buy Now
    Avnet Asia XC5VLX85T-1FFG1136I 12 Weeks 1
    • 1 $2326.3157
    • 10 $2182.716
    • 100 $2080
    • 1000 $2080
    • 10000 $2080
    Buy Now

    AMD XC5VSX95T-2FFG1136C

    IC FPGA 640 I/O 1136FCBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC5VSX95T-2FFG1136C Tray 1
    • 1 $5732.5
    • 10 $5732.5
    • 100 $5732.5
    • 1000 $5732.5
    • 10000 $5732.5
    Buy Now
    Avnet Americas XC5VSX95T-2FFG1136C Tray 12 Weeks 1
    • 1 $5801.29
    • 10 $5801.29
    • 100 $5801.29
    • 1000 $5801.29
    • 10000 $5801.29
    Buy Now
    Avnet Asia XC5VSX95T-2FFG1136C 5 12 Weeks 1
    • 1 $6034.2104
    • 10 $5661.7285
    • 100 $5395.294
    • 1000 $5395.294
    • 10000 $5395.294
    Buy Now

    AMD XC5VSX50T-2FFG1136C

    IC FPGA 480 I/O 1136FCBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC5VSX50T-2FFG1136C Tray 1
    • 1 $2008.75
    • 10 $2008.75
    • 100 $2008.75
    • 1000 $2008.75
    • 10000 $2008.75
    Buy Now
    Avnet Americas XC5VSX50T-2FFG1136C Tray 12 Weeks 1
    • 1 $2032.855
    • 10 $2032.855
    • 100 $2032.855
    • 1000 $2032.855
    • 10000 $2032.855
    Buy Now
    Mouser Electronics XC5VSX50T-2FFG1136C 2
    • 1 $1977.1
    • 10 $1977.1
    • 100 $1977.1
    • 1000 $1977.1
    • 10000 $1977.1
    Buy Now

    FFG1136 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    XC5VLX50T-1FFG665C

    Abstract: ff1156 VIRTEX-5 DDR2 controller FFG1156 VIRTEX-5 DDR PHY Virtex-5 Ethernet development Virtex-5 LXT Ethernet DSP48E SRL16 XC5VLX220
    Text: R DS100 v5.0 February 6, 2009 Virtex-5 Family Overview Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains five distinct platforms (sub-families), the most choice


    Original
    PDF DS100 36-Kbit UG197) UG200) UG194) XC5VLX50T-1FFG665C ff1156 VIRTEX-5 DDR2 controller FFG1156 VIRTEX-5 DDR PHY Virtex-5 Ethernet development Virtex-5 LXT Ethernet DSP48E SRL16 XC5VLX220

    qfn 3x3 tray dimension

    Abstract: XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.5 November 6, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG112 UG072, UG075, XAPP427, qfn 3x3 tray dimension XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga

    XC6SLX9-TQG144-2C

    Abstract: XC6SLX45-CSG324 XC6SLX16-CSG225 XC6SLX16-FTG256 XC6SLX16-CSG324 XC6SLX4-TQG144-2C XC6SLX45-CSG484 XC6SLX9-CSG225 XC3S1400A-FG676-4C/I XC6SLX45-FGG484
    Text: 32-Bit Initiator/Target v3 & v4 for PCI DS206 December 2, 2009 Product Specification v3.167 & v4.11 Features • Fully compliant 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution • Pre-defined implementation for predictable timing


    Original
    PDF 32-Bit DS206 32-bit, XC6SLX9-TQG144-2C XC6SLX45-CSG324 XC6SLX16-CSG225 XC6SLX16-FTG256 XC6SLX16-CSG324 XC6SLX4-TQG144-2C XC6SLX45-CSG484 XC6SLX9-CSG225 XC3S1400A-FG676-4C/I XC6SLX45-FGG484

    XC4VLX25-FF668-10C

    Abstract: XC5VLX50TFF1136 XC5VLX110T-ff1136 XC5VLX50T-FF1136 XC5VSX95TFF1136 XC5VLX110TFF1136 XC5VLX110-FF1153 XC5VFX70TFF1136 XC4VLX25-FF668 XC5VFX70T-FF1136-1C
    Text: Initiator/Target v5 & v6 for PCI-X DS208 April 24, 2009 Product Specification v5.166 & v6.8 Features Core Facts v6 PCI64/33 Mode Only • Fully verified design tested with Xilinx proprietary test bench and hardware LUTs 1748 1469 2310 1868 Slice Flip Flops


    Original
    PDF DS208 PCI64/33 XC4VLX25-FF668-10C XC5VLX50TFF1136 XC5VLX110T-ff1136 XC5VLX50T-FF1136 XC5VSX95TFF1136 XC5VLX110TFF1136 XC5VLX110-FF1153 XC5VFX70TFF1136 XC4VLX25-FF668 XC5VFX70T-FF1136-1C

    XC7K325TFFG900

    Abstract: XC6SLX45-CSG324 XC3SD3400AFG676 XC7K325T-ffg900 spartan ucf file 6 XC6SLX16-FTG256 XC6SLX25-CSG324-2C XC6SLX16-CSG324 XC6SLX45-FGG484 XC7K355T-FFG901
    Text: LogiCORE IP 32-Bit Initiator/Target v3 & v4 for PCI DS206 October 19, 2011 Product Specification v3.167 & v4.15 Features LogiCORE IP Facts Table • Fully compatible 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution


    Original
    PDF 32-Bit DS206 32-bit, XC7K325TFFG900 XC6SLX45-CSG324 XC3SD3400AFG676 XC7K325T-ffg900 spartan ucf file 6 XC6SLX16-FTG256 XC6SLX25-CSG324-2C XC6SLX16-CSG324 XC6SLX45-FGG484 XC7K355T-FFG901

    ff1136

    Abstract: FFG1136 FFG-1136 MS-034-AAR-1 PK221 PK2210
    Text: 1136 Ball Flip-Chip BGA FF1136 Package PK221 (v1.1) August 5, 2009 X-Ref Target - Figure 1 BOTTOM VIEW D1 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 B 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 D A PIN 1 I.D. 1 A B C D E F G H J K L M N P R T U V W Y AA


    Original
    PDF FF1136) PK221 ff1136 FFG1136 FFG-1136 MS-034-AAR-1 PK221 PK2210

    VIRTEX-5 DDR2 pcb design

    Abstract: 16 channel synchronous lvds ADC interface xilinx virtex5 XC5VLX50 FFG676 VIRTEX-5 DDR2 controller GTP ethernet XC5VFX70 ug195 XC5VFX130T
    Text: R DS100 v4.2 May 7, 2008 Virtex-5 Family Overview Advance Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains four distinct platforms (sub-families), the most choice


    Original
    PDF DS100 36-Kbit UG193) DSP48E UG191) UG195) VIRTEX-5 DDR2 pcb design 16 channel synchronous lvds ADC interface xilinx virtex5 XC5VLX50 FFG676 VIRTEX-5 DDR2 controller GTP ethernet XC5VFX70 ug195 XC5VFX130T

    XC5VLX50T-1FFG665C

    Abstract: virtex 5 fpga ethernet to pc DSP48E VIRTEX-5 VIRTEX-5 DDR2 controller SRL16 XC5VLX220 XC5VLX330 Virtex Analog to Digital Converter UG195
    Text: R DS100 v4.4 September 23, 2008 Virtex-5 Family Overview Advance Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains five distinct platforms (sub-families), the most choice


    Original
    PDF DS100 36-Kbit UG194) UG197) UG200) XC5VLX50T-1FFG665C virtex 5 fpga ethernet to pc DSP48E VIRTEX-5 VIRTEX-5 DDR2 controller SRL16 XC5VLX220 XC5VLX330 Virtex Analog to Digital Converter UG195

    XC5VLX50T-FFG665

    Abstract: 3686N XC5VLX50T-1FFG665C FFG676 Reed-Solomon virtex-5 VIRTEX-5 DDR PHY Virtex-5 LXT Ethernet DSP48E SRL16 XC5VLX220
    Text: Virtex-5 Family Overview LX, LXT, and SXT Platforms R DS100 v3.4 December 18, 2007 Advance Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL™ (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains four distinct platforms


    Original
    PDF DS100 XC5VLX50T-FFG665 3686N XC5VLX50T-1FFG665C FFG676 Reed-Solomon virtex-5 VIRTEX-5 DDR PHY Virtex-5 LXT Ethernet DSP48E SRL16 XC5VLX220

    Virtex-6 reflow

    Abstract: WS609 xc3s3400a xcv400e-b UG116 XCS20XL pqg208 UG-116 XC1702L XCE4VSX25 xc3s500e fg320
    Text: Device Reliability Report First Quarter 2010 UG116 v5.9 May 4, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, p∅ost, or transmit the


    Original
    PDF UG116 611GU FGG676 FFG1152 Virtex-6 reflow WS609 xc3s3400a xcv400e-b UG116 XCS20XL pqg208 UG-116 XC1702L XCE4VSX25 xc3s500e fg320

    xilinx topside marking

    Abstract: xilinx part marking pcb footprint FS48, and FSG48 smd code v36 CF1752 reballing recommended layout CSG324 BGA reflow guide XC2VP7 reflow profile SMD MARKING CODE C1G
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.6 September 22, 2010 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG112 UG072, UG075, XAPP427, xilinx topside marking xilinx part marking pcb footprint FS48, and FSG48 smd code v36 CF1752 reballing recommended layout CSG324 BGA reflow guide XC2VP7 reflow profile SMD MARKING CODE C1G

    xilinx part marking

    Abstract: xilinx topside marking UG112 qfn 3x3 tray dimension FGG484 HQG160 reballing top marking 957 so8 FF1148 fcBGA PACKAGE thermal resistance
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.2 March 17, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG112 UG072, UG075, XAPP427, xilinx part marking xilinx topside marking UG112 qfn 3x3 tray dimension FGG484 HQG160 reballing top marking 957 so8 FF1148 fcBGA PACKAGE thermal resistance

    usb to sata cable schematic

    Abstract: XCF32PFS48C EG-2121CA-200 XAPP870 XC5VLX50T-FFG1136C-1 XC5VLX50T-FFG1136 ML555 qse-028 B81 MB V4.1 xc5vlx50tffg1136
    Text: Virtex-5 FPGA ML555 Development Kit for PCI and PCI Express Designs User Guide UG201 v1.4 March 10, 2008 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate


    Original
    PDF ML555 UG201 ML555 usb to sata cable schematic XCF32PFS48C EG-2121CA-200 XAPP870 XC5VLX50T-FFG1136C-1 XC5VLX50T-FFG1136 qse-028 B81 MB V4.1 xc5vlx50tffg1136

    CSG484

    Abstract: Lead Free reflow soldering profile BGA FFG676 XAPP427 BGA reflow guide PQG240 CPG196 ipc 610D pcb warpage in ipc standard IPC-A-610D
    Text: Application Note: Packaging R XAPP427 v2.5 February 4, 2010 Summary Implementation and Solder Reflow Guidelines for Pb-Free Packages Author: Mj Lee Recent legislative directives and corporate driven initiatives around the world have called for the elimination of Pb and other hazardous substances in electronics used in many sectors of


    Original
    PDF XAPP427 CSG484 Lead Free reflow soldering profile BGA FFG676 XAPP427 BGA reflow guide PQG240 CPG196 ipc 610D pcb warpage in ipc standard IPC-A-610D

    Lead Free reflow soldering profile BGA

    Abstract: XAPP427 FFG668 BGA reflow guide BFG95 BGA PROFILING TQG144 VOG48 PQG100 PQG160
    Text: Application Note: Packaging R XAPP427 v2.4 February 12, 2009 Summary Implementation and Solder Reflow Guidelines for Pb-Free Packages Author: Mj Lee Recent legislative directives and corporate driven initiatives around the world have called for the elimination of Pb and other hazardous substances in electronics used in many sectors of


    Original
    PDF XAPP427 Lead Free reflow soldering profile BGA XAPP427 FFG668 BGA reflow guide BFG95 BGA PROFILING TQG144 VOG48 PQG100 PQG160

    RSN 310 R37

    Abstract: Virtex-5 LX50 Virtex-5 FPGA Packaging and Pinout Specification VIRTEX-5 LX110T UG195 ff676 VIRTEX-5 LX110 Virtex 5 LX50T TRANSISTOR SMD MARKING CODE W25 FX70T
    Text: Virtex-5 FPGA Packaging and Pinout Specification UG195 v4.6 May 5, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG195 RSN 310 R37 Virtex-5 LX50 Virtex-5 FPGA Packaging and Pinout Specification VIRTEX-5 LX110T UG195 ff676 VIRTEX-5 LX110 Virtex 5 LX50T TRANSISTOR SMD MARKING CODE W25 FX70T

    Untitled

    Abstract: No abstract text available
    Text: Virtex-5 Family Overview LX and LXT Platforms R DS100 v2.1 October 12, 2006 Advance Product Specification General Description The Virtex -5 family provides the newest most powerful features in the FPGA market. Using the second generation ASMBL™ (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains four distinct platforms


    Original
    PDF DS100 DSP48E

    ff1136

    Abstract: w32 smd transistor K924 MS-034-AAR-1 transistor SMD MARKING CODE L33 TRANSISTOR SMD MARKING CODE W25 VIRTEX-5 LX110T AH42 FF665 SMD transistor n36
    Text: Virtex-5 FPGA Packaging and Pinout Specification UG195 v4.8 December 9, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG195 ff1136 w32 smd transistor K924 MS-034-AAR-1 transistor SMD MARKING CODE L33 TRANSISTOR SMD MARKING CODE W25 VIRTEX-5 LX110T AH42 FF665 SMD transistor n36

    XILINX/part marking Hot

    Abstract: SMT, FPGA FINE PITCH BGA 456 BALL PC84/PCG84 XCDAISY TT 2076 XC2VP7 reflow profile SPARTAN-II xc2s50 pq208 sn63pb37 solder SPHERES qfn 3x3 tray dimension HQG160
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.4 June 10, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG112 UG072, UG075, XAPP427, XILINX/part marking Hot SMT, FPGA FINE PITCH BGA 456 BALL PC84/PCG84 XCDAISY TT 2076 XC2VP7 reflow profile SPARTAN-II xc2s50 pq208 sn63pb37 solder SPHERES qfn 3x3 tray dimension HQG160

    Virtex-5 LX50 ffg676

    Abstract: AKA NF 028 xc5vlx220t LX85T iodelay for adc parallel data and fpga interface XC5VFX130T Virtex 5 LX110t pins sx95 VIRTEX-5 DDR2 controller xc5vfx30t
    Text: Virtex-5 FPGA Data Sheet: DC and Switching Characteristics R DS202 v4.4 June 12, 2008 Advance Product Specification Virtex-5 FPGA Electrical Characteristics Virtex -5 FPGAs are available in -3, -2, -1 speed grades, with -3 having the highest performance. Virtex-5 FPGA DC


    Original
    PDF DS202 UG193) DSP48E UG191) UG195) DS100 Virtex-5 LX50 ffg676 AKA NF 028 xc5vlx220t LX85T iodelay for adc parallel data and fpga interface XC5VFX130T Virtex 5 LX110t pins sx95 VIRTEX-5 DDR2 controller xc5vfx30t

    xc7a100tcsg324

    Abstract: XC7K160Tffg676 XC7K325TFFG676 XC7A200T-FBG484 XC7K325T-FFG676 xc6slx25tcsg324 XC6SLX4-TQG144-2C XC7K480TFFG901 XC7K325T-FBG900-1C/I XC7Z020CLG400
    Text: LogiCORE IP 32-Bit Initiator/Target v3 & v4 for PCI DS206 October 16, 2012 Product Specification v3.167 & v4.18 Features LogiCORE IP Facts Table • Fully compatible 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution


    Original
    PDF 32-Bit DS206 32-bit, xc7a100tcsg324 XC7K160Tffg676 XC7K325TFFG676 XC7A200T-FBG484 XC7K325T-FFG676 xc6slx25tcsg324 XC6SLX4-TQG144-2C XC7K480TFFG901 XC7K325T-FBG900-1C/I XC7Z020CLG400

    XC6SLX9-TQG144-2C

    Abstract: XC6SLX45-CSG324 XC6SLX45-CSG484 XC6SLX9-FTG256 XC6SLX45CSG324 XC6SLX16-CSG324 XC6SLX100-FGG676 XC6SLX45-FGG484 XC6SLX9CSG324 XC6SLX9-CSG225
    Text: LogiCORE IP 32-Bit Initiator/Target v3 & v4 for PCI DS206 September 10, 2010 Product Specification v3.167 & v4.13 Features LogiCORE IP Facts • Fully compliant 32-bit, 66/33 MHz Initiator/Target core for PCI • Customizable, programmable, single-chip solution


    Original
    PDF 32-Bit DS206 32-bit, 32-Bit XC6SLX9-TQG144-2C XC6SLX45-CSG324 XC6SLX45-CSG484 XC6SLX9-FTG256 XC6SLX45CSG324 XC6SLX16-CSG324 XC6SLX100-FGG676 XC6SLX45-FGG484 XC6SLX9CSG324 XC6SLX9-CSG225

    UG195

    Abstract: FX130T SX95T RSN 310 R37 VIRTEX-5 LX110T LX330T LX155T TRANSISTOR SMD K27 LX110T transistor SMD MARKING CODE L33
    Text: Virtex-5 FPGA Packaging and Pinout Specification UG195 v4.7 December 11, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG195 UG195 FX130T SX95T RSN 310 R37 VIRTEX-5 LX110T LX330T LX155T TRANSISTOR SMD K27 LX110T transistor SMD MARKING CODE L33

    2310 fx

    Abstract: ff1136 diode v6 33 Virtex 5 for Network Card XC2V1000-FG456 XC4VLX25-FF668 xc4vlx25ff668 XC4VLX25-FF668-10C transistor 6c x xc4vlx25 User Constraints File
    Text: Initiator/Target v5 and v6 for PCI-X Product Specification v5 164 & v6 Features • 3.0-compliant core for PCI™ up to 33 MHz • Customizable, programmable, single-chip solution Resource Utilization1 • Pre-defined implementation for predictable timing


    Original
    PDF DS208 2310 fx ff1136 diode v6 33 Virtex 5 for Network Card XC2V1000-FG456 XC4VLX25-FF668 xc4vlx25ff668 XC4VLX25-FF668-10C transistor 6c x xc4vlx25 User Constraints File