2CLK Search Results

2CLK Result Highlights (4)

Part	Manufacturer	Description
R7FA6M2AF2CLK#AC0	Renesas Electronics Corporation	32-bit Microcontrollers with 120MHz Medium Size Memory Integration and Ethernet
R7FA6M2AD2CLK#AC0	Renesas Electronics Corporation	32-bit Microcontrollers with 120MHz Medium Size Memory Integration and Ethernet
R7FA6M3AF2CLK#AC0	Renesas Electronics Corporation	32-bit Microcontrollers with 120MHz with USB High-Speed, Ethernet and TFT controller
R7FA6M3AH2CLK#AC0	Renesas Electronics Corporation	32-bit Microcontrollers with 120MHz with USB High-Speed, Ethernet and TFT controller

2CLK Price and Stock

Filter by Manufacturer


Renesas Electronics Corporation R7FA6M3AF2CLK-AC0 IC MCU 32BIT 1MB FLASH 145TFLGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	R7FA6M3AF2CLK-AC0	Tray	416		1	1 $12.87 10 $10.121 100 $8.78463 1000 $7.97224 10000 $7.8783	Buy Now
Renesas Electronics Corporation R7FA6M2AF2CLK-AC0 IC MCU 32BIT 512KB FLSH 145TFLGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	R7FA6M2AF2CLK-AC0	Tray	416		1	1 $7.64 10 $6.075 100 $6.075 1000 $6.075 10000 $6.075	Buy Now
Renesas Electronics Corporation R7FA6M2AD2CLK-AC0 IC MCU 32BIT 512KB FLSH 145TFLGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	R7FA6M2AD2CLK-AC0	Tray	416		1	1 $7.24 10 $5.725 100 $5.725 1000 $5.725 10000 $5.725	Buy Now
Renesas Electronics Corporation R7FA6M3AH2CLK-AC0 IC MCU 32BIT 2MB FLASH 145TFLGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	R7FA6M3AH2CLK-AC0	Tray	312		1	1 $8.2 10 $6.562 100 $6.562 1000 $6.562 10000 $6.562	Buy Now
Texas Instruments LM12CLK-NOPB IC POWER 1 CIRCUIT TO3-4
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	LM12CLK-NOPB	Tray			50	1 - 10 - 100 $58.4516 1000 $58.4516 10000 $58.4516	Buy Now

Find more 2CLK price and stock on Findchips.com

2CLK Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
A115-A Abstract: C101 SN74AUC74 SN74AUC74RGYR Text: SN74AUC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET www.ti.com SCES483A – AUGUST 2003 – REVISED MARCH 2005 FEATURES • VCC 1 14 2 13 2CLR 3 4 12 2D 5 10 2PRE 9 2Q 11 2CLK 6 7 8 2Q • • • • • 1D 1CLK 1PRE 1Q 1Q 1CLR •	Original	PDF	SN74AUC74 SCES483A 000-V A114-A) A115-A C101 SN74AUC74 SN74AUC74RGYR
lc74a Abstract: A115-A C101 SN54LVC74A SN74LVC74A lvc74a Text: SN54LVC74A, SN74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SCAS287P – JANUARY 1993 – REVISED SEPTEMBER 2002 3 12 4 11 5 10 6 9 7 8 1D 1CLK 1PRE 1Q 1Q 14 13 2CLR 3 12 2D 4 11 2CLK 5 10 2PRE 9 2Q 6 7 8 1CLK NC 1PRE NC 1Q	Original	PDF	SN54LVC74A, SN74LVC74A SCAS287P SN54LVC74A SN74LVreproduction lc74a A115-A C101 SN54LVC74A SN74LVC74A lvc74a
Untitled Abstract: No abstract text available Text: SN54LVC74A, SN74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET www.ti.com SCAS287S – JANUARY 1993 – REVISED MAY 2005 • 3 12 4 11 5 10 6 9 7 8 1D 1CLK 1PRE 1Q 1Q 1 14 1D VCC 2CLR 2D 2CLK 2PRE 2Q 2Q SN54LVC74A . . . FK PACKAGE	Original	PDF	SN54LVC74A, SN74LVC74A SCAS287S SN54LVC74A SN74LVC74A 000-V A114-A) A115-A)
Untitled Abstract: No abstract text available Text: SN54LVC74A, SN74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET www.ti.com SCAS287S – JANUARY 1993 – REVISED MAY 2005 • 3 12 4 11 5 10 6 9 7 8 1D 1CLK 1PRE 1Q 1Q 1 14 1D VCC 2CLR 2D 2CLK 2PRE 2Q 2Q SN54LVC74A . . . FK PACKAGE	Original	PDF	SN54LVC74A, SN74LVC74A SCAS287S SN54LVC74A SN74LVC74A 000-V A114-A) A115-A)
Untitled Abstract: No abstract text available Text: PC100 Unbuffered DIMM KMM366S6453AT Revision History Revision 0.1 March 23, 1999 • Package dimension and Capacitance changed. Revision 0.2 (June 11, 1999) • Skip ICC4 value of CL=2 in DC characteristics in datasheet. • Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER.	Original	PDF	KMM366S6453AT PC100 118DIA 000DIA 32Mx8 KM48S32230AT
Untitled Abstract: No abstract text available Text: 54ACT11109, 74ACT11109 DUAL JĆK POSITIVEĆEDGEĆTRIGGERED FLIPĆFLOPS WITH CLEAR AND PRESET ăą SCAS451 − FEBRUARY 1987 − REVISED APRIL 1993 • • • 1PRE 1Q 1Q GND 2Q 2Q 2PRE 2CLK 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 1CLK 1K 1J 1CLR VCC 2CLR 2J	Original	PDF	54ACT11109, 74ACT11109 SCAS451 54ACT11109
Untitled Abstract: No abstract text available Text: KMM374S3253ATS PC100 Unbuffered DIMM Revision History Revision 0.1 June 7, 1999 Package dimension and Capacitance changed. Revision 0.2 (July 5, 1999) • Skip ICC4 value of CL=2 in DC characteristics in datasheet. • Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER.	Original	PDF	KMM374S3253ATS PC100 118DIA 000DIA 32Mx8 KM48S32230AT
Untitled Abstract: No abstract text available Text: PC100 Unbuffered DIMM KMM366S3253ATS Revision History Revision 0.1 June 7, 1999 • Skip ICC4 value of CL=2 in DC characteristics in datasheet. • Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER. • Eliminated FREQUENCY vs.PARAMETER RELATIONSHIP TABLE.	Original	PDF	KMM366S3253ATS PC100 118DIA 000DIA 32Mx8 KM48S32230AT
Untitled Abstract: No abstract text available Text: KMM366S924ATS PC100 Unbuffered DIMM Revision History Revision 0.0 June 7, 1999 • Changed tRDL from 1CLK to 2CLK in OPERATING AC PARAMETER. • Skip ICC4 value of CL=2 in DC characteristics in datasheet. • Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER.	Original	PDF	KMM366S924ATS PC100 118DIA 000DIA 8Mx16 KM416S8030AT
Untitled Abstract: No abstract text available Text: KMM366S424DTS PC100 Unbuffered DIMM Revision History Revision 0.0 June 7, 1999 • Changed tRDL from 1CLK to 2CLK in OPERATING AC PARAMETER. • Skip ICC4 value of CL=2 in DC characteristics in datasheet. • Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER.	Original	PDF	KMM366S424DTS PC100 118DIA 000DIA 4Mx16 KM416S4030DT
ICC2N Abstract: No abstract text available Text: KMM464S1724AT1 PC100 SODIMM Revision History Revision 0.0 June 7, 1999 • Changed tRDL from 1CLK to 2CLK in OPERATING AC PARAMETER. • Skip ICC4 value of CL=2 in DC characteristics in datasheet. • Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER.	Original	PDF	KMM464S1724AT1 PC100 8Mx16 KM416S8030AT ICC2N
A115-A Abstract: C101 SN54AHCT74 SN74AHCT74 Text: SN54AHCT74, SN74AHCT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SCLS263N – DECEMBER 1995 – REVISED JULY 2003 3 12 4 11 5 10 6 9 7 8 VCC 2CLR 2D 2CLK 2PRE 2Q 2Q 1D 1CLK 1PRE 1Q 1Q 14 1D 1 2 13 2CLR 3 12 2D 4 11 2CLK 5 10 2PRE	Original	PDF	SN54AHCT74, SN74AHCT74 SCLS263N SN54AHCT74 SN74AHCT74 A115-A C101 SN54AHCT74
Untitled Abstract: No abstract text available Text: SN54LVC74A, SN74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET www.ti.com SCAS287S – JANUARY 1993 – REVISED MAY 2005 • 3 12 4 11 5 10 6 9 7 8 1D 1CLK 1PRE 1Q 1Q 1 14 1D VCC 2CLR 2D 2CLK 2PRE 2Q 2Q SN54LVC74A . . . FK PACKAGE	Original	PDF	SN54LVC74A, SN74LVC74A SCAS287S SN54LVC74A SN74LVC74A 000-V A114-A) A115-A)
Untitled Abstract: No abstract text available Text: SN54LVC74A, SN74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET www.ti.com SCAS287S – JANUARY 1993 – REVISED MAY 2005 • 3 12 4 11 5 10 6 9 7 8 1D 1CLK 1PRE 1Q 1Q 1 14 1D VCC 2CLR 2D 2CLK 2PRE 2Q 2Q SN54LVC74A . . . FK PACKAGE	Original	PDF	SN54LVC74A, SN74LVC74A SCAS287S SN54LVC74A SN74LVC74A 000-V A114-A) A115-A)

A115-A Abstract: C101 SN54AHCT74 SN74AHCT74 Text: SN54AHCT74, SN74AHCT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SCLS263N – DECEMBER 1995 – REVISED JULY 2003 3 12 4 11 5 10 6 9 7 8 VCC 2CLR 2D 2CLK 2PRE 2Q 2Q 1D 1CLK 1PRE 1Q 1Q 14 1D 1 2 13 2CLR 3 12 2D 4 11 2CLK 5 10 2PRE	Original	PDF	SN54AHCT74, SN74AHCT74 SCLS263N SN54AHCT74 SN74AHCT74 A115-A C101 SN54AHCT74
LCV74A Abstract: No abstract text available Text: SN54LVC74A, SN74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SCAS287M – JANUARY 1993 – REVISED MARCH 2002 D 1CLR 1D 1CLK 1PRE 1Q 1Q GND 1 14 2 13 3 12 4 11 5 10 6 9 7 8 VCC 2CLR 2D 2CLK 2PRE 2Q 2Q SN54LVC74A . . . FK PACKAGE	Original	PDF	SN54LVC74A, SN74LVC74A SCAS287M 000-V A114-A) A115-A) SN54LVC74A SN74LVC74A SN54LVC74A LCV74A
Untitled Abstract: No abstract text available Text: KMM464S924AT1 PC100 SODIMM Revision History Revision 0.0 June 7, 1999 • Changed tRDL from 1CLK to 2CLK in OPERATING AC PARAMETER. • Skip ICC4 value of CL=2 in DC characteristics in datasheet. • Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER.	Original	PDF	KMM464S924AT1 PC100 8Mx16 KM416S8030AT
Untitled Abstract: No abstract text available Text: SN54AHCT74, SN74AHCT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SCLS263N – DECEMBER 1995 – REVISED JULY 2003 3 12 4 11 5 10 6 9 7 8 VCC 2CLR 2D 2CLK 2PRE 2Q 2Q 1D 1CLK 1PRE 1Q 1Q 14 1D 1 2 13 2CLR 3 12 2D 4 11 2CLK 5 10 2PRE	Original	PDF	SN54AHCT74, SN74AHCT74 SCLS263N 000-V A114-A) A115-A) SN54AHCT74
Untitled Abstract: No abstract text available Text: SN54AHCT74, SN74AHCT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SCLS263N – DECEMBER 1995 – REVISED JULY 2003 3 12 4 11 5 10 6 9 7 8 VCC 2CLR 2D 2CLK 2PRE 2Q 2Q 1D 1CLK 1PRE 1Q 1Q 14 1D 1 2 13 2CLR 3 12 2D 4 11 2CLK 5 10 2PRE	Original	PDF	SN54AHCT74, SN74AHCT74 SCLS263N 000-V A114-A) A115-A) SN54AHCT74
A115-A Abstract: C101 SN54AHCT74 SN74AHCT74 Text: SN54AHCT74, SN74AHCT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SCLS263N – DECEMBER 1995 – REVISED JULY 2003 3 12 4 11 5 10 6 9 7 8 VCC 2CLR 2D 2CLK 2PRE 2Q 2Q 1D 1CLK 1PRE 1Q 1Q 14 1D 1 2 13 2CLR 3 12 2D 4 11 2CLK 5 10 2PRE	Original	PDF	SN54AHCT74, SN74AHCT74 SCLS263N SN54AHCT74 SN74AHCT74 A115-A C101 SN54AHCT74
LC74A Abstract: SN74LVC74ADT A115-A C101 SN54LVC74A SN74LVC74A Text: SN54LVC74A, SN74LVC74A DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOPS WITH CLEAR AND PRESET SCAS287S − JANUARY 1993 − REVISED AUGUST 2004 4 11 5 10 6 9 7 8 1D 1CLK 1PRE 1Q 1Q 1 14 2 13 2CLR 3 12 2D 4 11 2CLK 5 10 2PRE 9 2Q 6 7 8 1CLK NC 1PRE NC 1Q	Original	PDF	SN54LVC74A, SN74LVC74A SCAS287S SN54LVC74A SN74LVC74Aplifiers LC74A SN74LVC74ADT A115-A C101 SN54LVC74A SN74LVC74A
54ACT11109 Abstract: 74ACT11109 Text: 54ACT11109, 74ACT11109 DUAL JĆK POSITIVEĆEDGEĆTRIGGERED FLIPĆFLOPS WITH CLEAR AND PRESET ăą SCAS451 − FEBRUARY 1987 − REVISED APRIL 1993 • • • 1PRE 1Q 1Q GND 2Q 2Q 2PRE 2CLK 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 1CLK 1K 1J 1CLR VCC 2CLR 2J	Original	PDF	54ACT11109, 74ACT11109 SCAS451 54ACT11109 54ACT11109 74ACT11109
Untitled Abstract: No abstract text available Text: KMM466S823DT3 PC66 SODIMM Revision History Revision 0.0 July 5, 1999 • Changed tRDL from 1CLK to 2CLK in OPERATING AC PARAMETER. • Skip ICC4 value of CL=2 in DC characteristics in datasheet. • Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER.	Original	PDF	KMM466S823DT3 KM48S8030DT
74AC16374 Abstract: 4a53 Text: 74AC16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCAS123A- P3470, MARCH 1 9 9 0 - REVISED APRIL 1993 logic diagram positive logic logic sym b o lt 1EN 10E 48 1CLK 24 20Ë 25 2CLK 47 1D1 1D2 1D3 1D4 1D5 1D6 1D7 1D8 201 2D2 203 2D4 2D5	OCR Scan	PDF	74AC16374 16-BIT scas123a- d3470, 1990-revised 74AC16374 4a53

Privacy Settings

2CLK Search Results

2CLK Result Highlights (4)

2CLK Price and Stock

Renesas Electronics Corporation R7FA6M3AF2CLK-AC0

Renesas Electronics Corporation R7FA6M2AF2CLK-AC0

Renesas Electronics Corporation R7FA6M2AD2CLK-AC0

Renesas Electronics Corporation R7FA6M3AH2CLK-AC0

Texas Instruments LM12CLK-NOPB

2CLK Datasheets Context Search

A115-A

lc74a

Untitled

Untitled

Untitled

Untitled

Untitled

Untitled

Untitled

Untitled

ICC2N

A115-A

Untitled

Untitled

A115-A

LCV74A

Untitled

Untitled

Untitled

A115-A

LC74A

54ACT11109

Untitled

74AC16374