Untitled
Abstract: No abstract text available
Text: " 1 .0 1 1 -.0 2 0 .2 8 0 .2 8 -5 1 MAX I .3 6 0 MAX. .200 h .1 0 0 4 !_ I ~~L 2° ± 2° t 4‘ PL5 PLC 5 1 - + - = V777Ä MIN 200 1 .3 8 -5 1 Ir = : @ .4 1 0 .015 - . 0 2 0 _ .3 7 5 SO. % % Y7777À T 378 t S 8 fh É r~ . 0 4 5 MIN. .1 0 0 *-004 8 PLC S
|
OCR Scan
|
PDF
|
Y7777Ã
|
Untitled
Abstract: No abstract text available
Text: .2 8 0 MAX. .2 8 -.5 1 360 M AX. .200 f— — I— 1 0 0 4 PLCS 3 T C 2° .1 0 0 * 004 8 P L S -1- - 1~ ~ *i l~“* ~ ± 2° $ .0 4 5 MIN. 8 PLCS i 4' .410 Y7777À .200 t . 3 7 8 : '020 030 3 7 t t MIN. l i 5 5Q. MAX. .4 1 0 MIN. RECOMMENDED SO LD ER
|
OCR Scan
|
PDF
|
Y7777Ã
SMGAD-12
|
Untitled
Abstract: No abstract text available
Text: 2 3 4 1 CM m N 10 N 14.9 *0.13 ± 0 .1 3 , ^9.35^ I o A' (0 ^ ^ FIG 1 '<& (RECOMMENDED PANEL OPENING DIMENSION h t- — K » -g» — ^ CTRADE MARK) o > i K CD cc 11 .6 I— ÜJ Y77777Z lEPx â r ih lïP A m c p in H~ H ~ E S < ' < C O N N . INSERTI ON DIR E C T 1ON
|
OCR Scan
|
PDF
|
Y77777Z
175150-C.
16AWS)
49-liC
2OO45
|
Untitled
Abstract: No abstract text available
Text: DRAWING No.: M 8 3 - L F C I F 2 N 3 6 -0000-000 Customer Information Sheet I SHEET 2 OF 2 IF IN DOUBT - ASK | g f NOT TO SCALE THIRD ANGLE PROJECTION 10.55- — 2 X 2.00 8.00 (4.0) Y7777/777A SECTION X-X ALL DIMENSIONS IN mm SPECIFICATIONS: MATERIAL: M O ULD ING = G LA S S- F I L L E D PPS, UL94V-0, BLACK
|
OCR Scan
|
PDF
|
UL94V-0,
36-WA
M83-LFC1F2N36-0000-000
|
TA76494
Abstract: TC9192 TA8443 QFP60 TA8444F TA8443F TA8444 pll motor control fg fv sta 515 vh va77
Text: TA8444F PRELIMINARY DATA DOUBLE PLL-PWM 3-PHASE HALL MOTOR PRE-DRIVER TA844F is 3-phase hall motor pre-driver with PLL controller and PWM controller. 8 bit D/A converter system has been employed for each of the speed control system AFC and the phase control system (APC).
|
OCR Scan
|
PDF
|
TA8444F
TA844F
TA8444F
TC9192,
TA76494
TA7712.
QFP-60
TC9192)
TA76494)
TC9192
TA8443
QFP60
TA8443F
TA8444
pll motor control fg fv
sta 515 vh
va77
|
TC74HC696P
Abstract: TC74HC697P TC74HC696 Y7777 777X
Text: TC74HC696P TC74HC697P TC74HC696P TC74HC697P U/D DECADE COUNTER/REGISTER 3-STATE U/D 4-BIT BINARY COUNTER/REGISTER (3-STATE) The TC74rtc696/697 are high speed CMOS up/down counters fabricated with silicon gate C2MOS technology. They achieve the high speed operation similar to equivalent
|
OCR Scan
|
PDF
|
TC74HC696P
TC74HC697P
TC74HC697P
TC74rtc696/697
TC74HC696
TC74HC697
HC-669
TC74HC697P"
Y7777
777X
|
f11u
Abstract: FC 0012 TSOP 50 PIN cs-7sa CS7SA k0219 EN5055
Text: Ordering number : EN5055 _ CMOS LSI No. 5055 LC382161T-17 IS ipîppi; 2 MEG 65536 words x 16 bits x 2 banks Synchronous DRAM J 8¡|lí¡Bí: 1 Overview Package Dimensions The LC382161 series products are 3.3 V single-voltage power supply synchronous DRAMs with a 65536-word x
|
OCR Scan
|
PDF
|
EN5055
LC382161T-17
LC382161
65536-word
16-bit
50-pin
f11u
FC 0012
TSOP 50 PIN
cs-7sa
CS7SA
k0219
EN5055
|
Untitled
Abstract: No abstract text available
Text: 2 5 4 B 6 7 Kontakt-MaPe contact dimensions A Langen der St ec k- und A n s c hl uP s ei t e gel ten fiir ei ngepreOte St ec k ver bi nder (mating and termination length of contacts apply to pressed in connectors) 7x 2 ( = 1 4 ) Kontakt-Typ p in type -
|
OCR Scan
|
PDF
|
y777777777777777777773
51X77777777777777i
r77773
D-32339
|
Untitled
Abstract: No abstract text available
Text: TA8443F P R E L IM IN A R Y D A T A PLL-PWM 3-PHASE HALL MOTOR PRE-DRIVER TA 8 443F is 3-phase hall m otor pre-driver with PLL c o n troller and PWM controller. 8 bit D / A c o nverter system has b een employed for each of the speed control system AFC and
|
OCR Scan
|
PDF
|
TA8443F
TA8443F
TC9203,
TA76494
TA7712.
QFP-60.
|
tney2
Abstract: HM5241 5241605
Text: HM5241605 Series 131,072-word x 16-bit x 2-bank Synchronous Dynamic RAM HITACHI A ll inputs and outputs are referred to the rising edge of the clock input. The HM5241605 is offered in 2 banks for improved performance. _ F e a tu re s •3.3V Power s u p p
|
OCR Scan
|
PDF
|
HM5241605
072-word
16-bit
Hz/57
Hz/50
195/300/Kinko
M19T041
tney2
HM5241
5241605
|
BI71
Abstract: No abstract text available
Text: HM5283206 Series 131,072-word x 32-bit x 2-bank Synchronous Graphic RAM HITACHI ADE-203-223A Z Rev. 1.0 May. 30, 1996 Description All inputs and outputs signals refers to the rising edge of the clock input. The HM5283206 provides 2 banks to realize better performance. 8 column block write function and write per bit function are provided for
|
OCR Scan
|
PDF
|
HM5283206
072-word
32-bit
ADE-203-223A
Hz/83
Hz/66
BI71
|
Untitled
Abstract: No abstract text available
Text: A N 7238K AN7238K Single Chip IC for FM-AM IF, AM Tuner, FM MPX Unit : mm • Description The AN7238K is a monolithic integrated circuit designed for FM-AM IF, AM T\iner and FM MPX Demodulation which are most suitable for DTS radio cassette recorder. The chip is encapsulated into 22-lead Shrunk DIL package.
|
OCR Scan
|
PDF
|
7238K
AN7238K
AN7238K
22-lead
22-SDIP)
300mV
120mV.
|
FR72
Abstract: No abstract text available
Text: TOSHIBA TMP47P850VN TMP47P85ÖVF CMOS 4-Bit Microcontroller The 47P850V is the OTP microcontroller with 64kbits PROM. For program operation, the programming is achieved by using with EPROM programmer TMM2764AD type and adapter socket (BM1161, BM 1165). TMP47P850VN
|
OCR Scan
|
PDF
|
TMP47P850VN
TMP47P85
TMP47P850VF
47P850V
64kbits
TMM2764AD
BM1161,
47C850.
P47P850VN
FR72
|
Untitled
Abstract: No abstract text available
Text: ^ Z ilß G P r e lim in ary P r o d u c t S pecificatio n Z85C80 SCSCI S e r ia l C o m m u n ic a t io n s A nd S m a l l c o m p u t e r in t e r f a c e FEATURES • Low power CMOS ■ Local Loopback and Auto Echo modes. ■ Two independent, 0 to 2.5M bit/second, full-duplex
|
OCR Scan
|
PDF
|
Z85C80
19-bit
14-bit
DC-2534-02
|
|
|
Untitled
Abstract: No abstract text available
Text: < £ > Z L G 5 P r o d u c t S pe c if ic a t io n Z5 3 C8 0 S m a l l C o m p u t er S y s t e m I nterface SCSI) FEATURES • DMA or programmed I/O data transfers ■ Direct SCSI bus interface with on-board 48 mA drivers ■ Arbitration support ■ Supports target and initiator roles
|
OCR Scan
|
PDF
|
Z53C80
44-pin
48-pin
|
Untitled
Abstract: No abstract text available
Text: iw“ VITELIC V53C1OOB FAMILY HIGH PERFORMANCE LOW POWER 1M X 1 BIT FAST PAGE MODE CMOS DYNAMIC RAM PRELIMINARY , 60/60L 70/70L 80/80L Max. RAS Access Time, tRAC 60 ns 70 ns 80 ns Max. Column Address Access Time, (tCAA) 30 ns 35 ns 40 ns Max. CAS Access Time, (tCAC)
|
OCR Scan
|
PDF
|
V53C1OOB
60/60L
70/70L
80/80L
V53C100B
V53C100BL
V53C100B-80
|
R40 AH
Abstract: No abstract text available
Text: HM5283206 Series 131,072-word x 32-bit x 2-bank Synchronous Graphic RAM HITACHI ADE-203-223A Z Rev. 1.0 May. 30, 1996 Description All inputs and outputs signals refers to the rising edge of the clock input. The HM5283206 provides 2 banks to realize better performance. 8 column block write function and write per bit function are
|
OCR Scan
|
PDF
|
HM5283206
072-word
32-bit
ADE-203-223A
Hz/83
Hz/66
z//77////////a
QQ27flfl2
R40 AH
|
yj33
Abstract: TC74HC697P
Text: TC74HC696P TC74HC697P TC74HC696P TC74HC697P U/D DECADE COUNTER/REGISTER 3-STATE U/D 4-BIT BINARY COUNTER/REGISTER (3-STATE) T h e T C 7 4 H C 6 9 6 / 6 9 7 are h i g h s peed CMOS u p / d o w n c o u n t e r s f a b r i c a t e d w i t h s i l i c o n g a t e C 2M O S t e c h n o l o g y .
|
OCR Scan
|
PDF
|
TC74HC696P
TC74HC697P
TC74HC697P
yj33
|
fifo 512 x 32
Abstract: A0A31 A20C A25C A26C A28C SN74ACT3638 512 X 32 SRAM
Text: SN74ACT3638 512 x 32 x 2 CLOCKED FIRST-IN, FIRST-OUT MEMORY SCAS228B - JUNE 1992 - REVISED JUNE 1994 Free-Running CLKA and CLKB Can Be Asynchronous or Coincident Two Independent 512 x 32 Clocked FIFOs Buffering Data in Opposite Directions Read Retransmit Capability From FIFO on
|
OCR Scan
|
PDF
|
SN74ACT3638
SCAS228B
120-Pin
132-Pin
010117s
fifo 512 x 32
A0A31
A20C
A25C
A26C
A28C
SN74ACT3638
512 X 32 SRAM
|
63A23
Abstract: No abstract text available
Text: Ö3Ö5303 DDDSmb 4bñ « S O N Y CXK48324Q/R SONY 2.4-Mbit 3-port Video Signal Field Memory Description The CXK48324Q/R is a 3-port field memory compatible with both NTSC and PAL standard video signals and is capable of storing one 8-bit field picture with a single chip. The CXK48324Q/R is suitable as a
|
OCR Scan
|
PDF
|
CXK48324Q/R
CXK48324Q/R
CXK1206M
CXK48324Q
CXK48324R
0Q0544fci
CXK48324Ã
64pin
63A23
|
Untitled
Abstract: No abstract text available
Text: HB526C272EN-10IN, HB526C472EN -10IN 1.048.576-word x 72-bit x 2-bank Synchronous Dynamic RAM Module 1.048.576-word x 72-bit x 4-bank Synchronous Dynamic RAM Module HITACHI ADE-203-693C Z Rev. 3.0 May. 15,1997 Description The HB526C272EN, HB526C472EN belong to 8-byte DIMM (Dual In-line Memory Module) family, and
|
OCR Scan
|
PDF
|
HB526C272EN-10IN,
HB526C472EN
-10IN
576-word
72-bit
ADE-203-693C
HB526C272EN,
|
Untitled
Abstract: No abstract text available
Text: CHAPTER 5 1 Digital I/O PERI PHERAL Ports The uPD75238 contains T he uPD75238 empl oy s I/O ports All data the ports 8-bit enabled Fig. 5- 1 are m app ed memory I/O of and as HARDWARE FUNCTIONS the to data uPD75238, bit I/O ports, port I / O. This m ea ns
|
OCR Scan
|
PDF
|
uPD75238
bH27525
14b63
|
circuit diagram laptop motherboard
Abstract: VK2001 xga-2
Text: Preliminary Data Sheet March 1992 = AT&T M icroelectro nics ATT20C491,16M Color ATT20C492, 256K Color True-Color CMOS RAMDACs Features Description • 100/80/66/55 MHz operation The ATT20C491/492 CMOS RAMDACs support 24- 18- , 16-, 15-bit true color along with 8-bit
|
OCR Scan
|
PDF
|
ATT20C491
ATT20C492,
15-bit
ATT20C492
ATT20C491)
DS92-025ASSP
circuit diagram laptop motherboard
VK2001
xga-2
|
Untitled
Abstract: No abstract text available
Text: HM5221605 Series Preliminary 65,536-word x 16-bit x 2-bank Synchronous Dynamic RAM HITACHI A ll inputs and outputs are referred to the rising edge of the clo ck input. The HM5221605 is offered in 2 banks for improved performance. Features Rev. 0.1 Sep. 22,1994
|
OCR Scan
|
PDF
|
HM5221605
536-word
16-bit
HM5221605TT-20
HM5221605TT-17
HM5221605TT-15
400-mil
50-pin
TTP-50DA)
|
