Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XPLA3 Search Results

    XPLA3 Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    XPLA3 Xilinx CPLD Original PDF

    XPLA3 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    XCR3256XL

    Abstract: XCR3256XL-10TQ144I XCR3256XL-7TQG144C XCR3256XL-12TQG144I XCR3256XL-10CS280C XCR3256XL-12PQ208I XCR3256XL-10TQG144C marking w13 XCR3256XL-12PQG208I XCR3256XL10TQG144C
    Text: R XCR3256XL 256 Macrocell CPLD DS013 v2.7 March 31, 2006 14 Product Specification Features Description • Low power 3.3V 256 macrocell CPLD • 7.0 ns pin-to-pin logic delays The CoolRunner XPLA3 XCR3256XL device is a 3.3V, 256 macrocell CPLD targeted at power sensitive designs


    Original     		PDF XCR3256XL DS013 144-pin 208-pin 256-ball XCR3256XL-10TQ144I XCR3256XL-7TQG144C XCR3256XL-12TQG144I XCR3256XL-10CS280C XCR3256XL-12PQ208I XCR3256XL-10TQG144C marking w13 XCR3256XL-12PQG208I XCR3256XL10TQG144C

    3064XL

    Abstract: XCR3032XL-7VQG44I XCR3032XL-10VQG44C XCR3032XL VQG44 XCR3032XL-10VQ44I DS012 xilinx MARKING CODE XCR3032XL-5PC44C CS48
    Text: XCR3032XL 32 Macrocell CPLD R DS023 v2.1 March 31, 2006 Product Specification 14 Features Description • • • • • The CoolRunner XPLA3 XCR3032XL device is a 3.3V, 32-macrocell CPLD targeted at power sensitive designs that require leading edge programmable logic solutions. A


    Original     		PDF XCR3032XL DS023 32-macrocell 3064XL XCR3032XL-7VQG44I XCR3032XL-10VQG44C VQG44 XCR3032XL-10VQ44I DS012 xilinx MARKING CODE XCR3032XL-5PC44C CS48

    XAPP342

    Abstract: No abstract text available
    Text: Application Note: CoolRunner R XPLA3 I/O Cell Characteristics XAPP342 v1.2 March 15, 2001 Summary This paper describes the features and benefits of the I/O cells provided by Xilinx CoolRunner® XPLA3 CPLDs. Introduction The I/O cell architecture used in XPLA3 CPLDs is intended to give designers maximum control


    Original     		PDF XAPP342 XAPP342

    XAPP310

    Abstract: XAPP352
    Text: Application Note: CoolRunner CPLDs Power-Up Reset Characteristics of CoolRunner XPLA3 CPLDs R XAPP310 v1.2 December 20, 2000 Introduction Depending upon where and how CoolRunner™ CPLDs are used, the power up characteristics may be of interest. Figure 1 describes an "ideal" system power voltage ramp for Xilinx


    Original     		PDF XAPP310 XAPP310 XAPP352

    advantages of microcontroller

    Abstract: XAPP334 PT16
    Text: Application Note: CoolRunner CPLD R Utilizing XPLA3 Universal Control Terms XAPP334 v1.0 January 31, 2000 Summary This document highlights the advantages of utilizing the universal control terms provided in the CoolRunner™ XPLA3 CPLD architecture. Design examples showing the efficiency of these


    Original     		PDF XAPP334 advantages of microcontroller XAPP334 PT16

    spi master

    Abstract: spi master 68hc11 vhdl spi bus vhdl code for spi 68hc11 multiple byte transfer using spi 16 bit data bus using vhdl data transfer instruction of 68HC11 DATASHEET OF SPI protocol spi_master 68HC11
    Text: Application Note: CoolRunner CPLD CoolRunner XPLA3 Serial Peripheral Interface Master R XAPP348 v1.0 November 29, 2000 Summary This document details the VHDL implementation of a Serial Peripheral Interface (SPI) master in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner CPLDs are the lowest power CPLDs


    Original     		PDF XAPP348 XAPP348 spi master spi master 68hc11 vhdl spi bus vhdl code for spi 68hc11 multiple byte transfer using spi 16 bit data bus using vhdl data transfer instruction of 68HC11 DATASHEET OF SPI protocol spi_master 68HC11

    XCR3256

    Abstract: HMC1002 diagram HMC1002 14080-101 burr brown date code hmc1002 honeywell xcr3256x adc vhdl source code adc vhdl vhdl code for interfacing adc
    Text: Application Note: CoolRunner CPLD R XPATH Module Design with CoolRunner XPLA3 and Handspring XAPP356 v1.0 August 6, 2001 Summary This application note illustrates the implementation of a Handspring Springboard™ module design. The XPATH (Xilinx Pressure Altimeter Temperature Heading) module described here is


    Original     		PDF XAPP356 ADS7870) HMC1002 MPX4115A om/brdata/PDFDB/SENSORS/PRESSURE/MPX4115A MAX6577 com/arpdf/MAX6576-MAX6577 XCR3256 HMC1002 diagram 14080-101 burr brown date code hmc1002 honeywell xcr3256x adc vhdl source code adc vhdl vhdl code for interfacing adc

    Untitled

    Abstract: No abstract text available
    Text: Application Note: UCF for CoolRunner CPLDs Utilizing a User Constraint File for CoolRunner XPLA3 CPLDs R XAPP352 v1.2 December 19, 2001 Summary This application note provides an introduction to the capabilities and functionality of the User Constraint File (UCF) for CoolRunner XPLA3 CPLD designs in WebPACK™ Project


    Original     		PDF XAPP352

    XCR3384XL-10TQG144C

    Abstract: marking W17 diode XCR3384XL-12PQG208C XCR3384XL-10PQG208C FG324 FT256 PQ208 TQ144 DS012 DS023
    Text: XCR3384XL: 384 Macrocell CPLD R DS024 v2.0 March 31, 2006 14 Product Specification Features Description • • • • • The CoolRunner XPLA3 XCR3384XL device is a 3.3V, 384 macrocell CPLD targeted at power sensitive designs that require leading edge programmable logic solutions. A


    Original     		PDF XCR3384XL: DS024 XCR3384XL XCR3384XL-10TQG144C marking W17 diode XCR3384XL-12PQG208C XCR3384XL-10PQG208C FG324 FT256 PQ208 TQ144 DS012 DS023

    CPLD ISP

    Abstract: XAPP343
    Text: Application Note: CoolRunner CPLD R In-System Programming of XPLA3 Devices XAPP343 v1.0 August 30, 2000 Summary This document provides a brief description of how to perform ISP operations with XPLA3 CPLDs. Introduction With the possible exceptions of speed, deterministic timing, and low power, few things are as


    Original     		PDF XAPP343 CPLD ISP XAPP343

    XAPP312

    Abstract: "XOR Gate" PHDL pdn0007.htm
    Text: Please use this Application Note in reference to the CoolRunner XPLA3 family only. Refer to www.xilinx.com/partinfo/notify/pdn0007.htm for details. Application Note: CoolRunner® CPLD 7 R XAPP312 v1.1 October 9, 2000 Differences In ABEL and PHDL Application Note


    Original     		PDF com/partinfo/notify/pdn0007 XAPP312 XAPP312 "XOR Gate" PHDL pdn0007.htm

    8051 microcontroller

    Abstract: 8051 timing diagram 8051 microcontroller DATA SHEET 8051 microcontroller pdf free download circuit for 8051 interface with memory clock with 8051 microcontroller 8051 microcontroller datasheet 8051 8051 microcontroller using vhdl 8051 DATA SHEET
    Text: Application Note: CoolRunner CPLD CoolRunner CPLD 8051 Microcontroller Interface R XAPP349 v1.0 December 7, 2000 Summary This document details the VHDL implementation of an 8051 microcontroller interface in a Xilinx CoolRunner XPLA3 CPLD. CoolRunner CPLDs are the lowest power CPLDs available,


    Original     		PDF XAPP349 XAPP349 8051 microcontroller 8051 timing diagram 8051 microcontroller DATA SHEET 8051 microcontroller pdf free download circuit for 8051 interface with memory clock with 8051 microcontroller 8051 microcontroller datasheet 8051 8051 microcontroller using vhdl 8051 DATA SHEET

    Xilinx XCR3256XL

    Abstract: ds1091
    Text: CoolRunner XPLA3 CPLD Automotive IQ Product Family Introduction and Ordering R DS109-1 v1.2 May 7, 2003 Advance Product Specification 14 Features • Guaranteed to meet full electrical specifications over TA = –40°C to +125°C • • Technology: 0.35 µm EEPROM process


    Original     		PDF DS109-1 TQ144 144-pin PQ208 208-pin DS119, XCR3032XL DS119-1, XCR3064XL DS119-2, Xilinx XCR3256XL ds1091

    xcr3064xl

    Abstract: MARKING CODE E5 xcr3064xl vq44 XCR3064XL-10VQ44I
    Text: R XCR3064XL 64 Macrocell CPLD DS017 v2.2 April 4, 2005 14 Product Specification Features Description • • • • • The CoolRunner XPLA3 XCR3064XL device is a 3.3V, 64-macrocell CPLD targeted at power sensitive designs that require leading edge programmable logic solutions. A


    Original     		PDF XCR3064XL DS017 44-pin 48-ball 56-ball 100-pin 64-macrocell MARKING CODE E5 xcr3064xl vq44 XCR3064XL-10VQ44I

    DS012

    Abstract: XAPP310 XAPP352
    Text: Application Note: CoolRunner CPLDs Power-Up Reset Characteristics of CoolRunner XPLA3 CPLDs R XAPP310 v1.3 September 5, 2007 Introduction Depending upon where and how CoolRunner™ CPLDs are used, the power up characteristics may be of interest. Figure 1 describes an "ideal" system power voltage ramp for Xilinx


    Original     		PDF XAPP310 DS012 XAPP310 XAPP352

    CoolRunner XPLA3 CPLD Family

    Abstract: AS 108-120 DS012 MC16 PT16 TQ144 XCR3032XL XCR3064XL XCR3128XL XCR3256XL
    Text: R CoolRunner XPLA3 CPLD DS012 v2.4 September 8, 2008 Product Specification 14 Features • • • • • • • • Fast Zero Power (FZP) design technique provides ultra-low power and very high speed - Typical Standby Current of 17 to 18 A at 25°C


    Original     		PDF DS012 asynch3/04 PCG44 xcn07022 CoolRunner XPLA3 CPLD Family AS 108-120 DS012 MC16 PT16 TQ144 XCR3032XL XCR3064XL XCR3128XL XCR3256XL

    Untitled

    Abstract: No abstract text available
    Text: New Products – XPLA3 CPLDs The New XPLA3 CPLD Family The Best CoolRunner Family Yet CoolRunner devices are ideal for low-power, high-perfor mance applications. by Reno Sanchez, CoolRunner Marketing & Applications Manager, Xilinx, [email protected] he CoolRunner CPLD families are the


    Original     		PDF

    CoolRunner XPLA3 CPLD Family

    Abstract: DS012 MC16 PT16 TQ144 XCR3032XL XCR3064XL XCR3128XL XCR3256XL XCR3384XL
    Text: CoolRunner XPLA3 CPLD R DS012 v2.2 March 31, 2006 14 Features • • • • • • • Product Specification • Fast Zero Power (FZP) design technique provides ultra-low power and very high speed - Typical Standby Current of 17 to 18 A at 25° C


    Original     		PDF DS012 asynch500XL XCR3384XL TQ144 CoolRunner XPLA3 CPLD Family DS012 MC16 PT16 XCR3032XL XCR3064XL XCR3128XL XCR3256XL

    CMOS 0.8mm process cross

    Abstract: XCN07022 CoolRunner XPLA3 CPLD Family XCR3256XL XCR3384XL XCR3512XL DS012 MC16 TQ144 XCR3032XL
    Text: R CoolRunner XPLA3 CPLD DS012 v2.5 May 26, 2009 Product Specification 14 Features • • Fast Zero Power (FZP) design technique provides ultra-low power and very high speed - Typical Standby Current of 17 to 18 A at 25°C Innovative CoolRunner XPLA3 architecture


    Original     		PDF DS012 CMOS 0.8mm process cross XCN07022 CoolRunner XPLA3 CPLD Family XCR3256XL XCR3384XL XCR3512XL DS012 MC16 TQ144 XCR3032XL

    Xilinx XCR3256XL

    Abstract: programmer EPLD CoolRunner CoolRunner XPLA3 CPLD Family TQ144 XCR3256XL
    Text: New Products - Development Tools 60µA CoolRunner XPLA3 Development Kit Draws Only The CoolRunner XPLA3 Development Kit, from Xilinx and Insight Electronics, is the perfect way to get started using the most efficient, low power CPLD on the market. by John Hubbard, Application Engineer, Xilinx, Inc.,


    Original     		PDF

    vhdl code CRC-8

    Abstract: XCR3256XL-7TQ144C vhdl code serial CRC8 interrupt controller vhdl code download microcontroller using vhdl SMBus vhdl code for i2c watchdog vhdl XAPP353 SH7750
    Text: Application Note: CoolRunner CPLDs CoolRunner XPLA3 SMBus Controller Implementation R XAPP353 v1.0 February 14, 2001 Summary This document details the VHDL implementation of an system Management Bus (SMBus) controller in a Xilinx CoolRunner® XPLA3 256-macrocell CPLD. CoolRunner CPLDs are the


    Original     		PDF XAPP353 256-macrocell XAPP353 vhdl code CRC-8 XCR3256XL-7TQ144C vhdl code serial CRC8 interrupt controller vhdl code download microcontroller using vhdl SMBus vhdl code for i2c watchdog vhdl SH7750

    CoolRunner XPLA3 CPLD Family

    Abstract: lct4
    Text: White Paper: CoolRunner CPLD R CoolRunner XPLA3 Clocking Options Author: Reno Sanchez WP108 v1.0 September 13, 2000 Summary This document gives a detailed description of the CoolRunner® XPLA3 clocking options. Introduction For today’s complex systems, designers often require multiple clocking options from their


    Original     		PDF WP108 WP122, CoolRunner XPLA3 CPLD Family lct4

    XPLA3

    Abstract: X335 XAPP335 LCT6 pla macrocells Signal Path Designer
    Text: Application Note: CoolRunner R XAPP335 v1.0 April 17, 2000 Macrocell Configurations in CoolRunner XPLA3 CPLDs Summary This document describes the macrocell configurations of Xilinx CoolRunner XPLA CPLDs . Introduction Xilinx CoolRunner XPLA3 CPLDs provide designers with several useful configuration options


    Original     		PDF XAPP335 XPLA3 X335 XAPP335 LCT6 pla macrocells Signal Path Designer

    I2C master controller VHDL code

    Abstract: vhdl code for i2c XCR3256XL-10TQ144C Philips MBB XAPP333 XCR3256
    Text: Application Note: CoolRunner CPLDs R XAPP333 v1.4 July 21, 2000 CoolRunner XPLA3 I2C Bus Controller Implementation Summary This document details the VHDL implementation of an I2C controller in a Xilinx CoolRunner® XPLA3 256 macrocell CPLD. CoolRunner CPLDs are the lowest power CPLDs available,


    Original     		PDF XAPP333 I2C master controller VHDL code vhdl code for i2c XCR3256XL-10TQ144C Philips MBB XAPP333 XCR3256