Untitled
Abstract: No abstract text available
Text: Package outline LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm SOT536-1 A B D ball A1 index area A E A2 A1 detail X e1 C 1/2 e y ∅w M C b T R P N M L K J H G F E D C B A ball A1 index area y1 C ∅v M C A B
|
Original
|
PDF
|
LFBGA96:
OT536-1
|
SOT536-1
Abstract: No abstract text available
Text: PDF: 2000 Mar 08 Philips Semiconductors Package outline LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm SOT536-1 A B D ball A1 index area A A2 E A1 detail X e1 C v M B b e ∅w M T R P N M L K J H G F E
|
Original
|
PDF
|
LFBGA96:
OT536-1
SOT536-1
|
Untitled
Abstract: No abstract text available
Text: PC board footprint Philips Semiconductors Footprint information for reflow soldering of LFBGA96 package SOT536-1 Hx P P Hy see detail X Generic footprint pattern Refer to the package outline drawing for actual layout solder land solder paste deposit solder land plus solder paste
|
Original
|
PDF
|
LFBGA96
OT536-1
OT536-1
|
SOT536-1
Abstract: No abstract text available
Text: PDF: 2003 Feb 18 Philips Semiconductors Package outline LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm SOT536-1 A B D ball A1 index area A A2 E A1 detail X e1 C 1/2 e ∅v M C A B e T R P N M L K J H G
|
Original
|
PDF
|
LFBGA96:
OT536-1
SOT536-1
|
DDR2-800
Abstract: Q11A SSTUB32866
Text: SSTUB32866 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 04 — 15 April 2010 Product data sheet 1. General description The SSTUB32866 is a 1.8 V configurable register specifically designed for use on DDR2
|
Original
|
PDF
|
SSTUB32866
25-bit
14-bit
DDR2-800
SSTUB32866
Q11A
|
SSTVF16859BS
Abstract: A114 JESD22 JESD78 PC2700 PC3200 SSTV16859 SSTVF16859 PCKVF857 Q13A
Text: INTEGRATED CIRCUITS SSTVF16859 13-bit 1:2 SSTL_2 registered buffer for DDR Product data sheet Philips Semiconductors 2004 Jul 12 Philips Semiconductors Product data sheet 13-bit 1:2 SSTL_2 registered buffer for DDR SSTVF16859 such as DDR Double Data Rate SDRAM and SDRAM II Memory
|
Original
|
PDF
|
SSTVF16859
13-bit
PC1600
PC2700
PC3200
SSTV16859
SSTVF16859BS
A114
JESD22
JESD78
PC2700
PC3200
SSTV16859
SSTVF16859
PCKVF857
Q13A
|
Q13A
Abstract: DDR2-800 Q11A
Text: SSTUB32864 1.8 V configurable registered buffer for DDR2-800 RDIMM applications Rev. 02 — 26 March 2007 Product data sheet 1. General description The SSTUB32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer designed for 1.7 V to 2.0 V VDD operation.
|
Original
|
PDF
|
SSTUB32864
DDR2-800
SSTUB32864
25-bit
14-bit
Q13A
Q11A
|
b2f5
Abstract: 74LVCH32244AEC/G551 74LVCH32244A 74LVCH32244AEC
Text: INTEGRATED CIRCUITS DATA SHEET 74LVCH32244A 32-bit buffer/line driver; 5 V input/output tolerant; 3-state Product specification Supersedes data of 1999 Aug 31 2004 May 13 Philips Semiconductors Product specification 32-bit buffer/line driver; 5 V input/output
|
Original
|
PDF
|
74LVCH32244A
32-bit
74LVCH32244A
SCA76
R20/02/pp14
b2f5
74LVCH32244AEC/G551
74LVCH32244AEC
|
DDR2-667
Abstract: Q11A Q13A SSTUA32864 SSTUA32864EC
Text: SSTUA32864 1.8 V configurable registered buffer for DDR2-667 RDIMM applications Rev. 02 — 9 March 2007 Product data sheet 1. General description The SSTUA32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer designed for 1.7 V to 2.0 V VDD operation.
|
Original
|
PDF
|
SSTUA32864
DDR2-667
SSTUA32864
25-bit
14-bit
Q11A
Q13A
SSTUA32864EC
|
NB b6 smd transistor
Abstract: 06257 transistor smd 3B7
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC322245A; 74LVCH322245A 32-bit bus transceiver with direction pin; 30 Ω series termination resistors; 5 V tolerant; 3-state Product specification File under Integrated Circuits, IC24 1999 Sep 01 Philips Semiconductors Product specification
|
Original
|
PDF
|
74LVC322245A;
74LVCH322245A
32-bit
74LVC
22245A
245004/01/pp16
NB b6 smd transistor
06257
transistor smd 3B7
|
Untitled
Abstract: No abstract text available
Text: 74LVCH32245A 32-bit bus transceiver with direction pin; 5 V tolerant; 3-state Rev. 4 — 9 November 2011 Product data sheet 1. General description The 74LVCH32245A is a 32-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The device features four output enable nOE
|
Original
|
PDF
|
74LVCH32245A
32-bit
74LVCH32245A
|
Untitled
Abstract: No abstract text available
Text: 74LVCH322245A 32-bit bus transceiver with direction pin; 30 series termination resistors; 5 V tolerant; 3-state Rev. 4 — 20 December 2011 Product data sheet 1. General description The 74LVCH322245A is a 32-bit transceiver featuring non-inverting 3-state bus
|
Original
|
PDF
|
74LVCH322245A
32-bit
74LVCH322245A
|
Untitled
Abstract: No abstract text available
Text: SSTUB32866 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 04 — 15 April 2010 Product data sheet 1. General description The SSTUB32866 is a 1.8 V configurable register specifically designed for use on DDR2
|
Original
|
PDF
|
SSTUB32866
25-bit
14-bit
DDR2-800
SSTUB32866
|
Q11A
Abstract: DDR21
Text: SSTUM32866 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications Rev. 01 — 29 June 2007 Product data sheet 1. General description The SSTUM32866 is a 1.8 V configurable register specifically designed for use on DDR2
|
Original
|
PDF
|
SSTUM32866
25-bit
14-bit
SSTUM32866
Q11A
DDR21
|
|
DDR2-800
Abstract: Q11A SSTUB32866
Text: SSTUB32866 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 03 — 23 April 2007 Product data sheet 1. General description The SSTUB32866 is a 1.8 V configurable register specifically designed for use on DDR2
|
Original
|
PDF
|
SSTUB32866
25-bit
14-bit
DDR2-800
SSTUB32866
Q11A
|
Q11A
Abstract: Q13A
Text: SSTUG32866 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications Rev. 01 — 29 June 2007 Product data sheet 1. General description The SSTUG32866 is a 1.8 V configurable register specifically designed for use on DDR2
|
Original
|
PDF
|
SSTUG32866
25-bit
14-bit
SSTUG32866
Q11A
Q13A
|
SOT411
Abstract: SnAg25Sb10 zirconium acetate AgCu28 Transistors smd mark code CuZn15 QFP100 Quad Flat Pack dimensions 271 Ceramic Disc Capacitors SOT538 smd led 5050
Text: Environmental Information ENVIRONMENTAL SAFETY Offering maximum benefit – minimum impact New technologies result in shared benefits for you our customers, balancing maximum technological benefits with minimum environmental impact. This starts with clever chip designs, which
|
Original
|
PDF
|
|
AP3039AM
Abstract: 12SN7 AZ1117EH-3 AP3031K zabg6001 SMBJ11CA ztx689 DMN33D8L ap1901 AP3502
Text: Diodes Incorporated RoHS & REACH Compliance Re: End of Vehicle Life Directive EVL 2000/53/EC and Annex II (EVL II) 2000/53/EC Restrictions of Hazardous Substances Directive (RoHS) 2002/95/EC (repealed as from 3 January 2013 but listed here for completeness) & 2011/65/EU (RoHS II)
|
Original
|
PDF
|
2000/53/EC
2000/53/EC
2002/95/EC
2011/65/EU
SOR/2014-254
SJ/T11363-2006
GL-106
AP3039AM
12SN7
AZ1117EH-3
AP3031K
zabg6001
SMBJ11CA
ztx689
DMN33D8L
ap1901
AP3502
|
SAA7136E
Abstract: saa7136 SAA7135 TO-220F JEDEC SAA7134 hso16 philips SAA7134 SAA7131E Philips SAA7130 SAA7133
Text: PCI Digital A/V Decoders PCI DIGITAL AUDIO/VIDEO DECODERS Typenumber SAA7130H SAA7134H SAA7133H SAA7135H SAA7131E SAA7136E SAA7136HS PCI PCI PCI PCI PCI PCI PCI Description Digital Audio/Video Decoders Digital Audio/Video Decoders Digital Audio/Video Decoders
|
Original
|
PDF
|
SAA7130H
SAA7134H
SAA7133H
SAA7135H
SAA7131E
SAA7136E
SAA7136HS
OT425
LQFP128)
SAA7136E
saa7136
SAA7135
TO-220F JEDEC
SAA7134
hso16
philips SAA7134
SAA7131E
Philips SAA7130
SAA7133
|
Untitled
Abstract: No abstract text available
Text: SSTU32864 1.8 V configurable registered buffer for DDR2 RDIMM applications Rev. 02 — 22 October 2004 Product data sheet 1. General description The SSTU32864 is a 25-bit 1:1 or 14-bit 1:2 configurable registered buffer designed for 1.7 V to 1.9 V VDD operation.
|
Original
|
PDF
|
SSTU32864
SSTU32864
25-bit
14-bit
|
74LVTH32245
Abstract: 74LVTH32245EC JESD22-A114E JESD78 C62B2
Text: 74LVTH32245 3.3 V 32-bit bus transceiver; 3-state Rev. 01 — 23 January 2008 Product data sheet 1. General description The 74LVTH32245 is a high-performance BiCMOS product designed for VCC operation at 3.3 V. The 74LVTH32245 is a 32-bit transceiver featuring non-inverting 3-state bus
|
Original
|
PDF
|
74LVTH32245
32-bit
74LVTH32245
74LVTH32245EC
JESD22-A114E
JESD78
C62B2
|
Q11A
Abstract: Q13A SSTU32864 SSTUH32864 SSTUH32864EC
Text: SSTUH32864 1.8 V high output drive configurable registered buffer for DDR2 RDIMM applications Rev. 01 — 22 April 2005 Product data sheet 1. General description The SSTUH32864 is a 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer designed for 1.7 V to 1.9 V VDD operation.
|
Original
|
PDF
|
SSTUH32864
SSTUH32864
25-bit
14-bit
Q11A
Q13A
SSTU32864
SSTUH32864EC
|
Untitled
Abstract: No abstract text available
Text: SSTUP32866 1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity and programmable output for DDR2-800 RDIMMs Rev. 01 — 6 April 2006 Product data sheet 1. General description The SSTUP32866 is a 1.8 V configurable register specifically designed for use on DDR2
|
Original
|
PDF
|
SSTUP32866
25-bit
14-bit
DDR2-800
SSTUP32866
SSTUA32866
SSTUB32866
|
handbook philips ic26 packaging
Abstract: AN01026 BGA304 land pattern BGA 0.75 BGA OUTLINE DRAWING BGA and QFP Package LFBGA80 LR-735 stencil tension land pattern BGA 0,50
Text: APPLICATION INFORMATION AN01026 LF BGA APPLICATION NOTE ATO INNOVATION, PHILIPS SEMICONDUCTORS MARCH 2000 Philips Semiconductors BGA Application Note CONTENTS 1 INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
|
Original
|
PDF
|
AN01026
BGA256
OT466-1
OT471-1
BGA292
OT489-1
BGA304
OT550-1
BGA316
handbook philips ic26 packaging
AN01026
BGA304
land pattern BGA 0.75
BGA OUTLINE DRAWING
BGA and QFP Package
LFBGA80
LR-735
stencil tension
land pattern BGA 0,50
|