D096
Abstract: No abstract text available
Text: Extract from the online catalog HC-WRV-M32 Order No.: 1644915 The illustration shows the version HC-WRV-PG 21 Corrugated tube screw connection, for corrugated tubes, to lead individual conductors and wires with IP65 protection into the housings
|
Original
|
PDF
|
HC-WRV-M32
PC-2009)
HC-WRV-M32
D096
|
D096
Abstract: No abstract text available
Text: Extract from the online catalog HC-WRV-M25 Order No.: 1644902 The illustration shows the version HC-WRV-PG 21 Corrugated tube screw connection, for corrugated tubes, to lead individual conductors and wires with IP65 protection into the housings
|
Original
|
PDF
|
HC-WRV-M25
PC-2009)
HC-WRV-M25
D096
|
AD586
Abstract: AD7841 DB10 HP5082-2811 IN4148 DB12A28 AD7804
Text: a Octal 14-Bit, Parallel Input, Voltage-Output DAC AD7841 GENERAL DESCRIPTION FEATURES Eight 14-Bit DACs in One Package Voltage Outputs Offset Adjust for Each DAC Pair Reference Range of ؎5 V Maximum Output Voltage Range of ؎10 V ؎15 V ؎ 10% Operation
|
Original
|
PDF
|
14-Bit,
AD7841
14-Bit
44-Lead
AD7841
1/11--Rev.
D09645-0-1/11
AD586
DB10
HP5082-2811
IN4148
DB12A28
AD7804
|
max9291
Abstract: AD6643-200 CP-64-4 901MH AN83-5 10-com 1401M 10True
Text: Dual IF Receiver AD6643 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM AVDD AGND DRVDD AD6643 VIN+A VIN–A PIPELINE ADC 14 NOISE SHAPING REQUANTIZER 11 VCM VIN+B VIN–B PIPELINE ADC 14 NOISE SHAPING REQUANTIZER 11 DATA MULTIPLEXER AND LVDS DRIVERS DCO± D0±
|
Original
|
PDF
|
11-bit,
ANSI-644
64-Lead
AD6643-200
AD6643-250
CP-64-4
max9291
901MH
AN83-5
10-com
1401M
10True
|
max8895
Abstract: AD9613BCPZ-250
Text: FEATURES SNR = 69.6 dBFS at 185 MHz fIN and 250 MSPS SFDR = 86 dBc at 185 MHz fIN and 250 MSPS −149.9 dBFS/Hz input noise at 185 MHz, −1 dBFS AIN and 250 MSPS Total power consumption: 770 mW at 250 MSPS 1.8 V supply voltages LVDS ANSI-644 levels outputs
|
Original
|
PDF
|
12-Bit,
MSPS/210
MSPS/250
AD9613
12-BIT
ANSI-644
64-Lead
max8895
AD9613BCPZ-250
|
circuit diagram of analog clock using logic gates
Abstract: No abstract text available
Text: FEATURES SNR = 70.6 dBFS at 185 MHz AIN and 250 MSPS SFDR = 85 dBc at 185 MHz AIN and 250 MSPS −151.6 dBFS/Hz input noise at 185 MHz, −1 dBFS AIN and 250 MSPS Total power consumption: 785 mW at 250 MSPS 1.8 V supply voltages LVDS ANSI-644 levels outputs
|
Original
|
PDF
|
14-Bit,
MSPS/210
MSPS/250
AD9643
14-BIT
ANSI-644
64-Lead
circuit diagram of analog clock using logic gates
|
Untitled
Abstract: No abstract text available
Text: Datasheet M16C/65C Group RENESAS MCU 1. R01DS0015EJ0100 Rev.1.00 Feb 07, 2011 Overview 1.1 Features The M16C/65C Group microcomputer MCU incorporates the M16C/60 Series CPU core and flash memory, employing sophisticated instructions for a high level of efficiency. This MCU has 1 MB of address
|
Original
|
PDF
|
M16C/65C
R01DS0015EJ0100
M16C/60
in9044
|
ada4004-1
Abstract: No abstract text available
Text: FEATURES True 16-bit voltage output DAC, ±0.5 LSB INL 8 nV/√Hz output noise spectral density 0.00625 LSB long-term linearity error stability ±0.018 ppm/°C gain error temperature coefficient 2.5 s output voltage settling time 3.5 nV-sec midscale glitch impulse
|
Original
|
PDF
|
16-bit
16-Bit,
AD5760
SHI40
24-Lead
122409-B
ada4004-1
|
Untitled
Abstract: No abstract text available
Text: FEATURES True 16-bit voltage output DAC, ±0.5 LSB INL 8 nV/√Hz output noise spectral density 0.00625 LSB long-term linearity error stability ±0.018 ppm/°C gain error temperature coefficient 2.5 s output voltage settling time 3.5 nV-sec midscale glitch impulse
|
Original
|
PDF
|
16-bit
16-Bit
AD5760
REG40
24-Lead
122409-B
|
AD951x
Abstract: No abstract text available
Text: Quad IF Receiver AD6657A Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM AVDD AGND DRVDD DRGND AD6657A VIN+A PIPELINE ADC VIN–A 14 NOISE SHAPING REQUANTIZER DO±AB VCMA VIN+B PIPELINE ADC VIN–B 14 NOISE SHAPING REQUANTIZER 11 VCMB VIN+C PIPELINE ADC VIN–C
|
Original
|
PDF
|
11-bit,
ANSI-644
10-21-2010-B
MO-275-EEAB-1
144-Ball
BC-144-1)
AD6657ABBCZ
AD6657ABBCZRL
AD6657AEBZ
AD951x
|
AN-877
Abstract: ad9524
Text: IF Diversity Receiver AD6649 FEATURES APPLICATIONS SNR = 73.0 dBFS in a 95 MHz bandwidth at 185 MHz AIN and 245.76 MSPS SFDR = 85 dBc at 185 MHz AIN and 250 MSPS Noise density = −151.2 dBFS/Hz input at 185 MHz, −1 dBFS AIN and 250 MSPS Total power consumption: 1 W with fixed-frequency NCO,
|
Original
|
PDF
|
AD6649
ANSI-644
32-bit
MO-220-VMMD-4
64-Lead
CP-64-4)
AD6649BCPZ
AD6649BCPZRL7
AD6649EBZ
AN-877
ad9524
|
AN-877 ANALOG DEVICES
Abstract: No abstract text available
Text: Dual IF Receiver AD6643 FEATURES FUNCTIONAL BLOCK DIAGRAM AVDD AGND DRVDD AD6643 VIN+A VIN–A PIPELINE ADC 14 NOISE SHAPING REQUANTIZER 11 VCM VIN+B VIN–B PIPELINE ADC 14 NOISE SHAPING REQUANTIZER 11 DATA MULTIPLEXER AND LVDS DRIVERS DCO± D0± D10± OEB
|
Original
|
PDF
|
AD6643
ANSI-644
MO-220-VMMD-4
64-Lead
CP-64-4)
AD6643BCPZ-200
AD6643BCPZRL7-200
AD6643-200EBZ
AN-877 ANALOG DEVICES
|
R5F3650NNFB
Abstract: R5F3650NDFA 13000H cec p77
Text: Datasheet M16C/65 Group RENESAS MCU 1. R01DS0031EJ0200 Rev.2.00 Feb 07, 2011 Overview 1.1 Features The M16C/65 Group microcomputer MCU incorporates the M16C/60 Series CPU core and flash memory, employing sophisticated instructions for a high level of efficiency. This MCU has 1 MB of address
|
Original
|
PDF
|
M16C/65
R01DS0031EJ0200
M16C/60
R5F3650NNFB
R5F3650NDFA
13000H
cec p77
|
Untitled
Abstract: No abstract text available
Text: Datasheet M16C/64A Group RENESAS MCU 1. R01DS0032EJ0200 Rev.2.00 Feb 07, 2011 Overview 1.1 Features The M16C/64A Group microcomputer MCU incorporates the M16C/60 Series CPU core and flash memory, employing sophisticated instructions for a high level of efficiency. This MCU has 1 MB of address
|
Original
|
PDF
|
M16C/64A
R01DS0032EJ0200
M16C/60
in9044
|
|
|
Untitled
Abstract: No abstract text available
Text: PIN CONFIGURATIONS OUT A 1 PIN 1 INDICATOR 8 V+ –IN A 2 ADA4610-2 7 OUT B +IN A 3 TOP VIEW Not to Scale 6 –IN B V– 4 5 +IN B NOTES 1. THE EXPOSED PAD MUST BE CONNECTED TO V–. Figure 1. ADA4610-2, 8-Lead LFCSP (CP Suffix) 8 V+ ADA4610-2 7 TOP VIEW
|
Original
|
PDF
|
ADA4610-2
ADA4610-2,
ADA4610-2
14-Lead
D09646-0-11/14
|
253795
Abstract: D094 intel schematics
Text: DP Optimized Intel Itanium® 2 Processor Datasheet Intel® Itanium® 2 Processor 1.40 GHz with 1.5 MB L3 Cache Low Voltage Intel® Itanium® 2 Processor Product Features • ■ ■ Optimized for dual processor-based platforms and clusters: — Low Voltage Itanium® 2 processor
|
Original
|
PDF
|
|
250945
Abstract: No abstract text available
Text: Intel Itanium® 2 Processor Intel® Itanium® 2 Processor 1.66 GHz with 9 MB L3 Cache Intel® Itanium® 2 Processor 1.66 GHz with 6 MB L3 Cache Intel® Itanium® 2 Processor 1.6 GHz with 9 MB L3 Cache Intel® Itanium® 2 Processor 1.6 GHz with 6 MB L3 Cache
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: PIN CONFIGURATIONS OUT A 1 PIN 1 INDICATOR 8 V+ –IN A 2 ADA4610-2 7 OUT B +IN A 3 TOP VIEW Not to Scale 6 –IN B V– 4 5 +IN B NOTES 1. THE EXPOSED PAD MUST BE CONNECTED TO V–. Figure 1. ADA4610-2, 8-Lead LFCSP (CP Suffix) OUT A 1 –IN A 2 +IN A 3
|
Original
|
PDF
|
ADA4610-2
ADA4610-2,
ADA4610-2
14-Lead
D09646-0-5/14
|
Untitled
Abstract: No abstract text available
Text: 18-Bit, 5 MSPS PulSAR Differential ADC AD7960 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS REFIN VDD1 VDD2 VIO EN0 EN1 ÷2 CLOCK LOGIC EN2 EN3 IN+ CAP DAC IN– CNV+, CNV– D+, D– SERIAL LVDS SAR AD7960 DCO+, DCO– CLK+, CLK– GND Figure 1.
|
Original
|
PDF
|
18-Bit,
AD7960
AD7960
18-bit
32-Lead
CP-32-7)
|
Untitled
Abstract: No abstract text available
Text: Ultra Stable, 16-Bit ±0.5 LSB INL, Voltage Output DAC AD5760 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM VDD VCC VREFP A1 IOVCC SDIN SCLK SYNC SDO R1 CLR RFB RFB INV INPUT SHIFT REGISTER AND CONTROL LOGIC 16 DAC REG 16 16-BIT DAC VOUT 6kΩ LDAC RESET 6.8kΩ 6.8kΩ
|
Original
|
PDF
|
16-bit
16-Bit
AD5760
AD5760BCPZ
AD5760BCPZ-REEL7
AD5760ACPZ
AD5760ACPZ-REEL7
EVAL-AD5760SDZ
24-Lead
|
Untitled
Abstract: No abstract text available
Text: 18-Bit, 5 MSPS PulSAR Differential ADC AD7960 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS REFIN VIO EN0 EN1 ÷2 CLOCK LOGIC EN2 EN3 IN+ CAP DAC IN– CNV+, CNV– D+, D– SERIAL LVDS SAR AD7960 DCO+, DCO– CLK+, CLK– GND Figure 1. GENERAL DESCRIPTION
|
Original
|
PDF
|
18-bit
MO-220-WHHD.
32-Lead
CP-32-7)
AD7960BCPZ
AD7960BCPZ-RL7
EVAL-AD7960FMCZ
12408-A
|
Untitled
Abstract: No abstract text available
Text: System Ready, 18-Bit ±1 LSB INL, Voltage Output DAC AD5780 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM VCC SDIN SYNC SDO VREFP AD5780 IOVCC SCLK VDD A1 CLR RFB INV INPUT SHIFT REGISTER AND CONTROL LOGIC 18 18 DAC REG 18-BIT DAC VOUT 6kΩ LDAC RESET R1 RFB
|
Original
|
PDF
|
18-bit
18-Bit
AD5780
AD5780BCPZ-REEL7
EVAL-AD5780SDZ
24-Lead
|
E2A-M12LS04-M1-B1
Abstract: E2A-S08KS02-M5-C1 e2am08ks02m1b1 E2A-M08KS02-M1-B1 E2A-M08KS02-M1-C1 E2A-S08LS02-WP-B1 "Proximity Sensor" m3015 E2A-M30LN30-M1-B1 OMRON E2A-S08KS02-M1-C1
Text: Cylindrical Proximity Sensor E2A Safe Mounting with Greater Sensing Distance • Ensures a sensing distance approximately 1.5 to 2 times larger than that of any conventional OMRON Sensor. • Problems such as the collision of workpieces are eliminated. • Full range of standard sizes M8, M12, M18 and
|
Original
|
PDF
|
D096-E1-01
NL-2132
E2A-M12LS04-M1-B1
E2A-S08KS02-M5-C1
e2am08ks02m1b1
E2A-M08KS02-M1-B1
E2A-M08KS02-M1-C1
E2A-S08LS02-WP-B1
"Proximity Sensor"
m3015
E2A-M30LN30-M1-B1
OMRON E2A-S08KS02-M1-C1
|
AT 2003B
Abstract: DIP28 LC8910 LC8912 om504 A8E V
Text: O rdering number : EN 2 0 0 3 B CMOS LSI L C 8 9 1 0 Series NO.2003B SAiYO I Remote Control LSI j O v e rv ie w / / 'X. J*- "•\s. The LC8910 series are L S Is designed for transmit/receive use ir» r e m o t e ^ t it r o l^ P le m applications. The adoption of a statistical processing circu it en tirely original with §^nyo e i^ n c t ^ ^ is o - r ^ If it in g
|
OCR Scan
|
PDF
|
2003B
LC8910
AT 2003B
DIP28
LC8912
om504
A8E V
|
