6X86
Abstract: CY27C010 CY82C691 CY82C692 CY82C693 CY82C694
Text: 1CY 82C6 94 PRELIMINARY CY82C694 Pentium hyperCache™ Chipset 128KB Expansion RAM Features • Interfaces directly to hyperCache™ Chipset at 66 MHz with 0 wait states • Synchronous pipelined operations with registered inputs and outputs • 16K x 64 common I/O architecture
|
Original
|
PDF
|
CY82C694
128KB
128or
6X86
CY27C010
CY82C691
CY82C692
CY82C693
CY82C694
|
CY2254ASC-2
Abstract: CY27C010 CY82C691 CY82C692 CY82C694 cy82
Text: ADVANCED INFORMATION CY82C694 Pentiumt hyperCachet Chipset 128KB Expansion RAM Features D Interfaces directly to hyperCachet Chipset at 66 MHz with 0 wait states D Fully registered inputs and outputs in Pipelined mode operation D D D 16K x 64 common I/O architecture
|
Original
|
PDF
|
CY82C694
128KB
128pin
66MHz
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C694
cy82
|
AAAAAAAA
Abstract: No abstract text available
Text: 1CY 82C6 94 PRELIMINARY CY82C694 Pentium hyperCache™ Chipset 128KB Expansion RAM Features • Interfaces directly to hyperCache™ Chipset at 66 MHz with 0 wait states • Synchronous pipelined operations with registered inputs and outputs • 16K x 64 common I/O architecture
|
Original
|
PDF
|
CY82C694
128KB
128-pin
AAAAAAAA
|
gw 348
Abstract: DQ0-DQ63 6943-4 CY82C694 cy82 6943-3
Text: ADVANCED INFORMATION CY82C694 128ĆKB hyperCachet Chipset Expansion RAM Features Functional Description D Interfaces directly to hyperCachet Chipset CY82C691/692/693 at 66 MHz with 0 wait states D Fully registered inputs and outputs in Pipelined mode operation
|
Original
|
PDF
|
CY82C694
128KB
CY82C691/692/693)
CY82C694
riCY82C694
CY82C694-XXX
128Lead
gw 348
DQ0-DQ63
6943-4
cy82
6943-3
|
CY82C691
Abstract: CY82C692 CY82C693 CY82C694 Cypress Semiconductor USB Controller USB 1.0
Text: PRESS RELEASE CYPRESS BROADENS hyperCache CHIPSET LINE Announces Support for Embedded Applications and USB SAN JOSE, Calif., March 31, 1997 - Cypress Semiconductor Corporation [NYSE:CY] today announced a broadening of its hyperCache TM Chipset family
|
Original
|
PDF
|
|
x86 processor architecture
Abstract: CY82C691 CY82C692 CY82C694 FFF80000H pci arbiter CY82C693U pci ide chips
Text: fax id: 3850 Using the CY82C693U hyperCacheTM PCI Peripheral Controller in Stand-Alone Operation Mode Introduction controller, system memory controller, CPU bus controller, cache tag, and CPU-to-PCI bridge. The CY82C692 Data Path/Integrated Cache performs data steering between CPU
|
Original
|
PDF
|
CY82C693U
CY82C692
128KB
CY82C694
512KB.
x86 processor architecture
CY82C691
FFF80000H
pci arbiter
pci ide chips
|
A2241
Abstract: 82C691 CY2254ASC-2 CY27C010 CY82C691 CY82C692 CY82C693 CY82C694 8kx1 RAM ma897
Text: 1CY 82C6 91 PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller Features • Supports mixed standard page-mode and EDO DRAMs • Supports the VESA Unified Memory Architecture VUMA • Support for standard 72-bit-wide DRAM banks • Supports non-symmetrical DRAM banks
|
Original
|
PDF
|
CY82C691
72-bit-wide
208-pin
A2241
82C691
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C693
CY82C694
8kx1 RAM
ma897
|
CY2254ASC-2
Abstract: CY27C010 CY82C691 CY82C692 CY82C693 CY82C694 cy82 AD-2951 IDE11 SFF-8038i
Text: PRELIMINARY D D Features D D D PCI to ISA bridge D Integrated DMA controllers with Type A, B, and F support. D D D Integrated Interrupt controllers Supports up to 5 additional PCI masters including the CY82C691 Integrated timer/counters Integrated RealĆTimeĆClock with 256
|
Original
|
PDF
|
CY82C691
CY2254ASC-2
CY27C010
CY82C691
CY82C692
CY82C693
CY82C694
cy82
AD-2951
IDE11
SFF-8038i
|
82C693
Abstract: CY82C691 CY82C692 CY82C693 cy82
Text: ADVANCED INFORMATION D Features D D D PCI Bus Rev. 2.1 compliant Supports up to 5 additional PCI masters including the CY82C691 D Integrated DMA controllers with Type A, B, and F support. D D D D D Integrated Interrupt controllers Integrated timer/counters
|
Original
|
PDF
|
CY82C691
82C693
CY82C691
CY82C692
CY82C693
cy82
|
Untitled
Abstract: No abstract text available
Text: J5T ADVANCED INFORMATION CY82C694 Pentium hyperCache™ Chipset 128KB Expansion RAM Features • Interfaces directly to hyperCache™ Chipset at 66 MHz with 0 wait states • Fully registered inputs and outputs in Pipelined mode operation • 16K x 64 common I/O architecture
|
OCR Scan
|
PDF
|
CY82C694
128KB
66-MHz
128-pin
|
CY82C694
Abstract: cy82
Text: PRELIM INARY CYPH CY82C694 Pentium hyperCache™ Chipset 128KB Expansion RAM Features • Interfaces directly to hyperCache™ Chipset at 66 MHz with 0 wait states » Synchronous pipelined operations with registered in puts and outputs • 16K x 64 common I/O architecture
|
OCR Scan
|
PDF
|
CY82C694
128KB
CY82C694
cy82
|
Untitled
Abstract: No abstract text available
Text: CY82C694 Pentium hyperCache™ Chipset 128KB Expansion RAM Featu res • U s er s e lecta b le tw o -b it w rap -aro u n d b urst c o u n te rs u p porting Intel™ interleaved and lin ear b u st se q u e n c es • In te rfac es d ire c tly to hyp erC ache™ C h ip s et at 66 M Hz
|
OCR Scan
|
PDF
|
CY82C694
128KB
|
Untitled
Abstract: No abstract text available
Text: iT /. ^ rT^n r n n rs s g g g p p r L > i l H h b PRELIMINARY h CY82C694 - Pentium hyperCache™ Chipset 128KB Expansion RAM Features • Interfaces directly to hyperCache™ Chipset at 66 MHz with 0 wait states • Synchronous pipelined operations with registered in
|
OCR Scan
|
PDF
|
CY82C694
128KB
|
Untitled
Abstract: No abstract text available
Text: W CYPRESS PRELIMINARY CY82C694 Pentium hyperCache™ Chipset 128KB Expansion RAM Features • Interfaces directly to hyperCache™ Chipset at 66 MHz with 0 wait states • Synchronous pipelined operations with registered in puts and outputs • 16K x 64 common I/O architecture
|
OCR Scan
|
PDF
|
CY82C694
128KB
|
|
|
Untitled
Abstract: No abstract text available
Text: CYPRESS PRELIM INARY CY82C694 Pentium hyperCache™ Chipset 128KB Expansion RAM Features • Interfaces directly to hyperCache™ Chipset at 66 MHz with 0 wait states » Synchronous pipelined operations with registered in puts and outputs • 16K x 64 common I/O architecture
|
OCR Scan
|
PDF
|
CY82C694
128KB
|
2561b
Abstract: CPU 314 IFM 8kx1 RAM cy17 ALI chipset fast page mode dram controller CY2254ASC-2 CY27C010 CY82C691 CY82C693
Text: PRELIM INARY CY82C691 Pentium hyperCache™ Chipset System Controller Features Supports mixed standard page-mode and EDO DRAMs Supports the VESA Unified Memory Architecture VUMA Support for standard 72-bit-wide DRAM banks Supports non-symmetrical DRAM banks
|
OCR Scan
|
PDF
|
CY82C691
8Kx21
2561b
CPU 314 IFM
8kx1 RAM
cy17
ALI chipset
fast page mode dram controller
CY2254ASC-2
CY27C010
CY82C691
CY82C693
|
1MD45
Abstract: cy17 High-Zt11-12 CY10 CY82C691 CY82C692 CY82C693 DQ23P cy82
Text: PRELIM INARY CY82C692 W CYPRESS Pentium hyperCache™ Chipset Data-Path Controller with Integrated Cache Features • Supports ail 3.3V Pentium™-class processors, AMD K5, K6 and Cyrix M1 CPUs • Two-bit wraparound counter supporting Intel Burst or Linear burst sequence
|
OCR Scan
|
PDF
|
CY82C692
CY82C691
CY82C693
64-bit
128-KB)
55fiTbbE
1MD45
cy17
High-Zt11-12
CY10
CY82C692
DQ23P
cy82
|
1de2
Abstract: northbridge circuit pentium 4 PS/2 KEYBOARD CONTROLLER 001H CY82C691 CY82C693UB intel 8042 keyboard controller 000B0000
Text: CY82C693UB P R E LIM IN A R Y hyperCache / Stand-Alone PCI Peripheral Controller with USB — CD ROM support Features PCI to ISA bridge PCI Bus Rev. 2.1 compliant Supports up to 5 additional PCI masters including the CY82C691 Integrated DMA controllers with Type A, B, and F sup
|
OCR Scan
|
PDF
|
CY82C691
1de2
northbridge circuit pentium 4
PS/2 KEYBOARD CONTROLLER
001H
CY82C691
CY82C693UB
intel 8042 keyboard controller
000B0000
|
SFF-8038i
Abstract: No abstract text available
Text: CY82C693 CYPRESS_ Pentium hyperCache™ Chipset Peripheral Controller — CD ROM support Features • PCI to ISA bridge • PCI Bus Rev. 2.1 compliant • Supports up to 5 additional PCI masters including the CY82C691 • Integrated DMA controllers with Type A, B, and F sup
|
OCR Scan
|
PDF
|
CY82C693
CY82C691
SFF-8038i
|
Untitled
Abstract: No abstract text available
Text: CYPRESS PRELIMINARY CY82C691 Pentium hyperCache™ Chipset System Controller Features Provides control for the cache, system memory, and the PCI bus PCI Bus Rev. 2.1 compliant Supports 3V Pentium™ , AMD K5, and Cyrix 6x86 M1 CPUs Support for WB or W T L1 cache
|
OCR Scan
|
PDF
|
CY82C691
8Kx21
|
CY82C693
Abstract: No abstract text available
Text: PRELIMINARY CY82C693 Pentium hyperCache™ Chipset Peripheral Controller Features • PCI to ISA bridge • PCI Bus Rer. 2.1 compliant • Supports up to 5 additional PCI masters including die CY82C691 • Integrated DMA controllers with Type A, B, and F support.
|
OCR Scan
|
PDF
|
CY82C693
CY82C691
CY82C693
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY CY82C692 Pentium hyperCache™ Chipset Data-Path/Integrated Cache for h C -VX, h C -D X Solutions Features Two-bit wraparound counter supporting Intel Burst or Linear burst sequence Supports 3-1-1-1 Level 2 cache operation up to 66 MHz bus speed
|
OCR Scan
|
PDF
|
CY82C692
CY82C691
CY82C693
64-bit
128-KB)
|
692CU
Abstract: 82c pci isa
Text: PRELIMINARY CY82C692 Pentium hyperCache™ Chipset Data-Path Controller with Integrated Cache Features • O n -C h ip 8-D ee p F IF O s s u p p o rt P o st-W ritin g /P re-R e ad ing PCI data • S u p p o rts all 3.3 V P e n tiu m ™ -c la s s p ro ces so rs , A M D
|
OCR Scan
|
PDF
|
CY82C692
CY82C
CY82C691
692CU
82c pci isa
|
8kx1 RAM
Abstract: 82c pci isa tagram
Text: Pentium hyperCache™ Chipset System Controller Featu res Supports mixed standard page-mode and EDO DRAMs Supports the VESA Unified Memory Architecture VUMA Support fo r standard 72-bit-wide DRAM banks • Provides control fo rth e cache, system memory, and the
|
OCR Scan
|
PDF
|
8Kx21
72-bit-wide
8kx1 RAM
82c pci isa
tagram
|
