Untitled
Abstract: No abstract text available
Text: CY7C1422AV18 CY7C1429AV18 CY7C1423AV18 CY7C1424AV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features Functional Description • 36-Mbit density 4M x 8, 4M x 9, 2M x 18, 1M x 36 • 300-MHz clock for high bandwidth • 2-Word burst for reducing address bus frequency
|
Original
|
PDF
|
CY7C1422AV18
CY7C1429AV18
CY7C1423AV18
CY7C1424AV18
36-Mbit
300-MHz
|
CY7C1422AV18
Abstract: CY7C1423AV18 CY7C1424AV18 CY7C1429AV18 CY7C1423V18 FBGA PACKAGE thermal resistance
Text: CY7C1422AV18 CY7C1429AV18 CY7C1423AV18 CY7C1424AV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features Functional Description • 36-Mbit density 4M x 8, 4M x 9, 2M x 18, 1M x 36 • 300-MHz clock for high bandwidth • 2-Word burst for reducing address bus frequency
|
Original
|
PDF
|
CY7C1422AV18
CY7C1429AV18
CY7C1423AV18
CY7C1424AV18
36-Mbit
300-MHz
CY7C1422AV18
CY7C1423AV18
CY7C1424AV18
CY7C1429AV18
CY7C1423V18
FBGA PACKAGE thermal resistance
|
Untitled
Abstract: No abstract text available
Text: CY7C1422AV18 CY7C1429AV18 CY7C1423AV18 CY7C1424AV18 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture Features Functional Description • 36-Mbit density 4M x 8, 4M x 9, 2M x 18, 1M x 36 • 300-MHz clock for high bandwidth • 2-Word burst for reducing address bus frequency
|
Original
|
PDF
|
CY7C1422AV18
CY7C1429AV18
CY7C1423AV18
CY7C1424AV18
36-Mbit
300-MHz
|