K7R321884M-FC25
Abstract: K7R321884M K7R321884M-FC16 K7R321884M-FC20 K7R323684M K7R323684M-FC16 K7R323684M-FC20 K7R323684M-FC25
Text: K7R323684M K7R321884M 1Mx36 & 2Mx18 QDRTM II b4 SRAM Document Title 1Mx36-bit, 2Mx18-bit QDR TM II b4 SRAM Revision History History Draft Date Remark 0.0 1. Initial document. June 30, 2001 Advance 0.1 1. Package dimension modify. P.20 from 13mmx15mm to 15mmx17mm
|
Original
|
PDF
|
K7R323684M
K7R321884M
1Mx36
2Mx18
1Mx36-bit,
2Mx18-bit
13mmx15mm
15mmx17mm
-FC25
K7R321884M-FC25
K7R321884M
K7R321884M-FC16
K7R321884M-FC20
K7R323684M
K7R323684M-FC16
K7R323684M-FC20
K7R323684M-FC25
|
K7N161801A
Abstract: K7N163601A
Text: K7N163601A K7N161801A 512Kx36 & 1Mx18 Pipelined NtRAM TM Document Title 512Kx36 & 1Mx18-Bit Pipelined NtRAMTM Revision History Rev. No. History Draft Date Initial document. Add JTAG Scan Order Add x32 org and industrial temperature . Add 165FBGA package Speed bin merge.
|
Original
|
PDF
|
K7N163601A
K7N161801A
512Kx36
1Mx18
1Mx18-Bit
165FBGA
K7N1636
K7N161801A
K7N163601A
|
NC-2H
Abstract: K7B161825A K7B163225A K7B163625A
Text: K7B163625A K7B163225A K7B161825A Preliminary 512Kx36/32 & 1Mx18 Synchronous SRAM Document Title 512Kx36/x32 & 1Mx18-Bit Synchronous Burst SRAM Revision History Rev. No. 0.0 0.1 0.2 History 1. Initial draft 1. Add JTAG Scan Order 1. Add x32 org and industrial temperature .
|
Original
|
PDF
|
K7B163625A
K7B163225A
K7B161825A
512Kx36/32
1Mx18
512Kx36/x32
1Mx18-Bit
165FBGA
NC-2H
K7B161825A
K7B163225A
K7B163625A
|
K7N161801A
Abstract: K7N163201A K7N163601A
Text: K7N163601A K7N163201A K7N161801A Preliminary 512Kx36/32 & 1Mx18 Pipelined NtRAMTM Document Title 512Kx36/32 & 1Mx18-Bit Pipelined NtRAMTM Revision History Rev. No. 0.0 0.1 0.2 0.3 Draft Date History 1. Initial document. 1. Add JTAG Scan Order 1. Add x32 org and industrial temperature .
|
Original
|
PDF
|
K7N163601A
K7N163201A
K7N161801A
512Kx36/32
1Mx18
1Mx18-Bit
165FBGA
K7N1636
K7N161801A
K7N163201A
K7N163601A
|
Untitled
Abstract: No abstract text available
Text: K7I163684B K7I161884B 512Kx36 & 1Mx18 DDRII CIO b4 SRAM 18Mb DDRII SRAM Specification 165FBGA with Pb & Pb-Free RoHS compliant INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,
|
Original
|
PDF
|
K7I163684B
K7I161884B
512Kx36
1Mx18
165FBGA
11x15
|
Untitled
Abstract: No abstract text available
Text: K7N163645A K7N163245A K7N161845A 512Kx36/32 & 1Mx18 Pipelined NtRAMTM Document Title 512Kx36/32 & 1Mx18-Bit Pipelined NtRAM TM Revision History History Draft Date Remark 1. Initial document. 1. Add JTAG Scan Order 1. Add x32 org and industrial temperature .
|
Original
|
PDF
|
K7N163645A
K7N163245A
K7N161845A
512Kx36/32
1Mx18
1Mx18-Bit
165FBGA
K7N1636
|
Untitled
Abstract: No abstract text available
Text: IS61DDP2B22M18A IS61DDP2B21M36A 2Mx18, 1Mx36 36Mb DDR-IIP Burst 2 CIO Synchronous SRAM (2.0 Cycle Read Latency) FEATURES • 1Mx36 and 2Mx18 configuration available. On-chip delay-locked loop (DLL) for wide data valid
|
Original
|
PDF
|
IS61DDP2B22M18A
IS61DDP2B21M36A
2Mx18,
1Mx36
2Mx18
400MHz
333MHz
300MHz
|
Untitled
Abstract: No abstract text available
Text: IS61QDP2B41M18A IS61QDP2B451236A 1Mx18 , 512Kx36 18Mb QUAD-P Burst 4 SYNCHRONOUS SRAM (2.0 Cycle Read Latency) FEATURES • 512Kx36 and 1Mx18 configuration available. On-chip delay-locked loop (DLL) for wide data valid
|
Original
|
PDF
|
IS61QDP2B41M18A
IS61QDP2B451236A
1Mx18
512Kx36
1Mx18
400MHz
333MHz
300MHz
|
Untitled
Abstract: No abstract text available
Text: IS61QDB41M18A IS61QDB451236A 1Mx18, 512Kx36 18Mb QUAD Burst 4 SYNCHRONOUS SRAM FEATURES • 512Kx36 and 1Mx18 configuration available. On-chip delay-locked loop (DLL) for wide data valid
|
Original
|
PDF
|
IS61QDB41M18A
IS61QDB451236A
1Mx18,
512Kx36
1Mx18
IS61QDB451236A
15x17x1
|
Untitled
Abstract: No abstract text available
Text: IS61DDP2B21M18A IS61DDP2B251236A 1Mx18, 512Kx36 18Mb DDR-IIP Burst 2 CIO Synchronous SRAM (2.0 Cycle Read Latency) FEATURES • 512Kx36 and 1Mx18 configuration available. On-chip delay-locked loop (DLL) for wide data valid
|
Original
|
PDF
|
IS61DDP2B21M18A
IS61DDP2B251236A
1Mx18,
512Kx36
1Mx18
400MHz
333MHz
300MHz
|
Untitled
Abstract: No abstract text available
Text: IS61QDP2B41M18A/A1/A2 IS61QDP2B451236A/A1/A2 1Mx18 , 512Kx36 18Mb QUADP Burst 4 SYNCHRONOUS SRAM (2.0 Cycle Read Latency) FEATURES • 512Kx36 and 1Mx18 configuration available.
|
Original
|
PDF
|
IS61QDP2B41M18A/A1/A2
IS61QDP2B451236A/A1/A2
1Mx18
512Kx36
1Mx18
13x15
|
Untitled
Abstract: No abstract text available
Text: K7A163600A K7A163200A K7A161800A PRELIMINARY 512Kx36/x32 & 1Mx18 Synchronous SRAM Document Title 512Kx36/x32 & 1Mx18-Bit Synchronous Pipelined Burst SRAM Revision History Rev. No. 0.0 0.1 0.2 0.3 History Draft Date Remark Initial draft 1. Add JTAG Scan Order
|
Original
|
PDF
|
K7A163600A
K7A163200A
K7A161800A
512Kx36/x32
1Mx18
1Mx18-Bit
165FBGA
K7A1636
|
IS61QDB21M18A
Abstract: No abstract text available
Text: IS61QDB21M18A IS61QDB251236A 1Mx18, 512Kx36 18Mb QUAD Burst 2 Synchronous SRAM FEATURES • 512Kx36 and 1Mx18 configuration available. On-chip Delay-Locked Loop (DLL) for wide data valid window.
|
Original
|
PDF
|
IS61QDB21M18A
IS61QDB251236A
1Mx18,
512Kx36
1Mx18
wiIS61QDB21M18A-250B4LI
|
IS61QDB41M18A
Abstract: No abstract text available
Text: IS61QDB41M18A IS61QDB451236A 1Mx18, 512Kx36 18Mb QUAD Burst 4 SYNCHRONOUS SRAM FEATURES • 512Kx36 and 1Mx18 configuration available. On-chip Delay-Locked loop (DLL) for wide data valid
|
Original
|
PDF
|
IS61QDB41M18A
IS61QDB451236A
1Mx18,
512Kx36
1Mx18
13x15
|
|
IS61QDB42M36A
Abstract: B0821
Text: IS61QDB44M18A IS61QDB42M36A 4Mx18, 2Mx36 72Mb QUAD Burst 4 SYNCHRONOUS SRAM FEATURES • 2Mx36 and 4Mx18 configuration available. On-chip Delay-Locked Loop (DLL) for wide data valid window.
|
Original
|
PDF
|
IS61QDB44M18A
IS61QDB42M36A
4Mx18,
2Mx36
2Mx36
4Mx18
IS61QDB42M36A-400B4I
IS61QDB42M36A-400B4LI
IS61QDB44M18A-400B4I
IS61QDB44M18A-400B4LI
IS61QDB42M36A
B0821
|
Untitled
Abstract: No abstract text available
Text: IS61QDPB42M18A/A1/A2 IS61QDPB41M36A/A1/A2 2Mx18, 1Mx36 36Mb QUADP Burst 4 SYNCHRONOUS SRAM (2.5 Cycle Read Latency) FEATURES • • • • • • • • • • • • • • • • • • • • • 1Mx36 and 2Mx18 configuration available. On-chip Delay-Locked Loop (DLL) for wide data
|
Original
|
PDF
|
IS61QDPB42M18A/A1/A2
IS61QDPB41M36A/A1/A2
2Mx18,
1Mx36
2Mx18
QV13x15
13x15
|
Untitled
Abstract: No abstract text available
Text: IS61DDB21M18A IS61DDB251236A 1Mx18, 512Kx36 18Mb DDR-II Burst 2 CIO Synchronous SRAM FEATURES • 512Kx36 and 1Mx18 configuration available. On-chip delay-locked loop (DLL) for wide data valid
|
Original
|
PDF
|
IS61DDB21M18A
IS61DDB251236A
1Mx18,
512Kx36
1Mx18
oux18
|
Untitled
Abstract: No abstract text available
Text: IS61QDP2B41M18A/A1/A2 IS61QDP2B451236A/A1/A2 1Mx18 , 512Kx36 18Mb QUAD-P Burst 4 SYNCHRONOUS SRAM (2.0 Cycle Read Latency) FEATURES • 512Kx36 and 1Mx18 configuration available.
|
Original
|
PDF
|
IS61QDP2B41M18A/A1/A2
IS61QDP2B451236A/A1/A2
1Mx18
512Kx36
1Mx18
400MHz
333MHz
300MHz
|
Untitled
Abstract: No abstract text available
Text: IS61DDB41M18A IS61DDB451236A 1Mx18, 512Kx36 18Mb DDR-II Burst 4 CIO Synchronous SRAM FEATURES • 512Kx36 and 1Mx18 configuration available. On-chip delay-locked loop (DLL) for wide data valid
|
Original
|
PDF
|
IS61DDB41M18A
IS61DDB451236A
1Mx18,
512Kx36
1Mx18
levx18
|
IS61DDB21M36A
Abstract: No abstract text available
Text: IS61DDB22M18A IS61DDB21M36A 2Mx18, 1Mx36 36Mb DDR-II Burst 2 CIO SYNCHRONOUS SRAM FEATURES • 1Mx36 and 2Mx18 configuration available. On-chip delay-locked loop (DLL) for wide data valid
|
Original
|
PDF
|
IS61DDB22M18A
IS61DDB21M36A
2Mx18,
1Mx36
1Mx36
2Mx18
13x15
|
Untitled
Abstract: No abstract text available
Text: IS61DDP2B24M18A/A1/A2 IS61DDP2B22M36A/A1/A2 4Mx18, 2Mx36 72Mb DDR-IIP Burst 2 CIO SYNCHRONOUS SRAM (2.0 Cycle Read Latency) FEATURES • 2Mx36 and 4Mx18 configuration available.
|
Original
|
PDF
|
IS61DDP2B24M18A/A1/A2
IS61DDP2B22M36A/A1/A2
4Mx18,
2Mx36
4Mx18
13x15
|
Untitled
Abstract: No abstract text available
Text: IS61DDP2B24M18A/A1/A2 IS61DDP2B22M36A/A1/A2 4Mx18, 2Mx36 72Mb DDR-IIP Burst 2 CIO Synchronous SRAM (2.0 Cycle Read Latency) FEATURES • 2Mx36 and 4Mx18 configuration available. On-chip delay-locked loop (DLL) for wide data valid
|
Original
|
PDF
|
IS61DDP2B24M18A/A1/A2
IS61DDP2B22M36A/A1/A2
4Mx18,
2Mx36
4Mx18
400MHz
333MHz
300MHz
|
Untitled
Abstract: No abstract text available
Text: IS61DDB41M18A IS61DDB451236A 1Mx18, 512Kx36 18Mb DDR-II Burst 4 CIO SYNCHRONOUS SRAM FEATURES • 512Kx36 and 1Mx18 configuration available. On-chip delay-locked loop (DLL) for wide data valid
|
Original
|
PDF
|
IS61DDB41M18A
IS61DDB451236A
1Mx18,
512Kx36
1Mx18
outpu13x15
13x15
|
Untitled
Abstract: No abstract text available
Text: IS61QDB21M18A IS61QDB251236A 1Mx18, 512Kx36 18Mb QUAD Burst 2 Synchronous SRAM FEATURES • 512Kx36 and 1Mx18 configuration available. On-chip Delay-Locked Loop (DLL) for wide data valid window.
|
Original
|
PDF
|
IS61QDB21M18A
IS61QDB251236A
1Mx18,
512Kx36
1Mx18
wi13x15
13x15
|