GTLP16T1655
Abstract: curve
Text: Revised October 1999 Extended Characterization Data GTLP16T1655 DC Characteristics TTL Port – IOH/IOL Curve GTLP16T1655 TTL Port - IOZ/IIN Curve GTLP16T1655 TTL Port - IOFF Curve GTLP16T1655 TTL Port - IPU Curve GTLP16T1655 1999 Fairchild Semiconductor Corporation
|
Original
|
GTLP16T1655
MS500283
GTLP16T1655
curve
|
PDF
|
CHARACTERIZATION
Abstract: GTLP6C816 GTLP6C816A curve
Text: Revised December 2000 Extended Characterization Data GTLP6C816A DC Characteristics TTL Port – IOL/IOH Curve GTLP6C816A TTL Port - IIN Curve GTLP6C816A TTL Port – IOZ Curve GTLP6C816A TTL Port – IOFF Curve GTLP6C816A 2000 Fairchild Semiconductor Corporation
|
Original
|
GTLP6C816A
MS500284
CHARACTERIZATION
GTLP6C816
GTLP6C816A
curve
|
PDF
|
GTLP18T612
Abstract: No abstract text available
Text: Revised December 2000 Extended Characterization Data GTLP18T612 DC Characteristics TTL Port – IOZ/IIN Curve GTLP18T612 TTL Port – IOFF Curve GTLP18T612 TTL Port – IPU Curve GTLP18T612 GTLP Port – IOL Curve GTLP18T612 2000 Fairchild Semiconductor Corporation
|
Original
|
GTLP18T612
MS500282
GTLP18T612
|
PDF
|
2n2222 fairchild
Abstract: 74OL60XX
Text: 74OL6000, 74OL6001, 74OL6010, 74OL6011 Optoplanar High-Speed Logic-to-Logic Optocouplers LSTTL to TTL Buffer TTL Inverter CMOS Buffer CMOS Inverter Description 74OL6000 74OL6001 74OL6010 74OL6011 Features • Industry first LSTTL to TTL and LSTTL to CMOS
|
Original
|
74OL6000,
74OL6001,
74OL6010,
74OL6011
74OL6000
74OL6001
2n2222 fairchild
74OL60XX
|
PDF
|
GTLP8T306
Abstract: MTC24
Text: March 1998 GTLP8T306 8-Bit TTL-to-GTLP Bus Transceivers Preliminary General Description Features The GTLP8T306 is an 8-bit bus transceiver that provides TTL to GTLP signal level translation. The device provides a high speed interface between cards operating at TTL logic
|
Original
|
GTLP8T306
GTLP8T306
MTC24
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 100325 100325 Low Power Hex ECL-to-TTL Translator Literature Number: SNOS129A 100325 Low Power Hex ECL-to-TTL Translator General Description Features The 100325 is a hex translator for converting F100K logic levels to TTL logic levels. Differential inputs allow each circuit
|
Original
|
SNOS129A
F100K
|
PDF
|
100324
Abstract: No abstract text available
Text: Revised November 1999 100324 Low Power Hex TTL-to-ECL Translator General Description Features The 100324 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or Schottky TTL. A common Enable
|
Original
|
|
PDF
|
100324PC
Abstract: 100324QC 100324QI 100324SC M24B MS-013 N24E V28A 100124 100324
Text: Revised August 2000 100324 Low Power Hex TTL-to-ECL Translator General Description Features The 100324 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or Schottky TTL. A common Enable
|
Original
|
|
PDF
|
SN7401
Abstract: sn29601 SN7449 SN74298 SN74265 MC3021 SN54367 sn74142 signetics 8223 9370c
Text: INDEX PAGE TTL Integrated Circuits Mechanical Data 1 TTL Interchangeability Guide 6 Functional Selection Guide 19 Explanation of Function Tables 38 54/74 Families of Compatible TTL Circuits 40 TTL INTEGRATED CIRCUITS MECHANICAL DATA J ceramic dual-in-line package
|
OCR Scan
|
24-lead
SN74S474
SN54S475
SN74S475
SN54S482
SN74S482
LCC4270
SN54490
SN74490
SN54LS490
SN7401
sn29601
SN7449
SN74298
SN74265
MC3021
SN54367
sn74142
signetics 8223
9370c
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FAIRCHILD INTERFACE LEVEL TRANSLATORS Power Dissipation mW Logic/Connection Diagram s +12 to +20 0.0 (+VJ-2.0 +0.4 90 440 G12 6A Dual ECL-TTL +5.0 -5.2 +2.4 +0.4 6.0 375 E15 6B TTL-MOS +5.0 0.0 to -30 Vtap -1-0 <-V)+2.0 z o > UJ Û 1 9112 TTL-H LD TL Hex
|
OCR Scan
|
11C24
11C44
11C58
105XX
106XX
|
PDF
|
7SEG COM ANODE
Abstract: 7-seg 7-seg ANODE COMMON 7seg D143 TTL 74LS48 TTL 7446 decoder 74LS48 7448 decoder decoder 74LS47
Text: FAIRCHILD INTERFACE DISPLAY DRIVERS Cont'd 5.5 H — 125 D141 4L.6B, 9B 2 5449 7-Seg Decoder TTL Yes Yes No 9.6 5.5 H — 165 D142 3I 3 54LS/ 74LS49 7-Seg Decoder/ TTL Dvr OC Yes Yes No 1.3 5.5 H — 40 D142 3I.6A, 9A 4 9302 1-of-10 OC Dvr TTL Yes No Yes
|
OCR Scan
|
74LS48
74LS49
1-of-10
54LS/74LS47
54LS/74LS48
54LS/74LS49
54LS/74LS247
54LS/74LS248
54LS/74LS249
7SEG COM ANODE
7-seg
7-seg ANODE COMMON
7seg
D143
TTL 74LS48
TTL 7446
decoder 74LS48
7448 decoder
decoder 74LS47
|
PDF
|
decoder 7448
Abstract: BCD D147 D142 7448 decoder mos 9368 decoder 74LS47 7-seg 9317C ttl 74ls48 9317B
Text: FAIRCHILD INTERFACE DISPLAY DRIVERS Yes Yes No 1.3 5.5 H — 125 D141 4L,6B, 9B 2 5449 7-Seg Decoder TTL Yes Yes No 9.6 5.5 H — 165 D142 3I 3 54LS/ 74LS49 7-Seg Decoder/ TTL Dvr OC Yes Yes No 1.3 5.5 H — 40 D142 3I,6A, 9A 4 9302 1-of-10 OC Dvr TTL Yes
|
OCR Scan
|
74LS48
74LS49
9317B
9317C
93L08,
54S/74S174,
54LS/74LS174
93L38
decoder 7448
BCD D147
D142
7448 decoder
mos 9368
decoder 74LS47
7-seg
ttl 74ls48
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * SYNERGY LOW-POWER HEX TTL-TO-PECL TRANSLATOR SY100S391 SEMICONDUCTOR DESCRIPTION FEATURES Operates from a single +5V supply Differential PECL outputs The SY100S391 is a hex TTL-to-PECL translator for converting TTL logic levels to 100K logic levels. The unique
|
OCR Scan
|
SY100S391
SY100S391
|
PDF
|
DTL or TTL integrated logic circuits
Abstract: No abstract text available
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
|
PDF
|
|
75452ATC
Abstract: 75452A
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
|
PDF
|
754538
Abstract: 9109 DC 55450B 75450BDC
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0 .0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V - 2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 - 5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
55450B/75450B
75450B
55450B/754S0B
554508/75450B
754538
9109 DC
55450B
75450BDC
|
PDF
|
mw 137
Abstract: fairchild ECL
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 95 9 5 * Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
55/75450A
55/75450B
55/75451A
55/75451B
55/75452A
55/75452B
55/75453A
55/75453B
55/75454A
mw 137
fairchild ECL
|
PDF
|
Untitled
Abstract: No abstract text available
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 95 9 5 * Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
|
PDF
|
55450B
Abstract: 75451B
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0 .0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V - 2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 - 5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
|
PDF
|
74 TTL PACKAGE OUTLINES
Abstract: 75451ATC 1606B 55451A 75451ARC
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0 .0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V - 2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 - 5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
|
PDF
|
75450apc
Abstract: 10125 ecl to ttl fairchild 9112 7S45 pin diagram for all 74 series ttl gates
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0 .0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V - 2 . 0 0.4 90 440 TO-86 6A.9A 9 5 9 5 * Dual ECL-TTL Translator +5.0 - 5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver
|
OCR Scan
|
5450A/75450A
5450A
S6450A/7S4S0A
5450A/754S0A
75450apc
10125 ecl to ttl
fairchild 9112
7S45
pin diagram for all 74 series ttl gates
|
PDF
|
75451
Abstract: 55450B 75452B fairchild 9112
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 95 9 5 * Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
|
PDF
|
75452
Abstract: 55450B
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
|
PDF
|
fairchild ECL
Abstract: 75453btc 55450B 754S3B
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 95 9 5 * Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
|
PDF
|