mitsumi tsu7
Abstract: TSU7 FM DEMODULATOR
Text: MITSUMI Super Compact, for VCR Use, 2nd RF Units for DBS Receiver TSU7 Series DBS 2nd RF Units, CATV Converters OUTLINE TSU7 series RF units are designed as lightweight and subminiaturized units for receiving satellite broadcast by assembling a conventional second
|
Original
|
PDF
|
1335MHz
-65dBm
78MHz
17MHz
mitsumi tsu7
TSU7
FM DEMODULATOR
|
mitsumi tsu7
Abstract: FM DEMODULATOR
Text: MITSUMI Super Compact, for VCR Use, 2nd RF Units For DBS Receiver TSU7 Series DBS 2nd RF Units, CATV Converters OUTLINE TSU7 series RF units are designed as lightweight and subminiaturized units for receiving satellite broadcast by assembling a conventional second
|
Original
|
PDF
|
1335MHz
-65dBm
78MHz
17MHz
mitsumi tsu7
FM DEMODULATOR
|
T4T15
Abstract: No abstract text available
Text: RISCoreTM32300 Family Integrated Processor HDWXU WXUHV 79RC32334 ◆ ◆ RC32300 32-bit Microprocessor – Up to 150 MHz operation – MIPS32 Instruction Set Architecture ISA) – Cache prefetch instruction – Conditional move instruction – DSP instructions
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
RC32300
32-bit
MIPS32
26-bit
256-pin
133MHz
150MHz
T4T15
|
Untitled
Abstract: No abstract text available
Text: RISCoreTM32300 Family Integrated Processor HDWXU WXUHV 79RC32334 ◆ ◆ RC32300 32-bit Microprocessor – Up to 150 MHz operation – Enhanced MIPS-II Instruction Set Architecture ISA) – Cache prefetch instruction – Conditional move instruction – DSP instructions
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
RC32300
32-bit
26-bit
256-pin
133MHz
150MHz
IDT79RC32
|
Untitled
Abstract: No abstract text available
Text: RISCoreTM32300 Family Integrated Processor HDWXU WXUHV 79RC32334 ◆ ◆ RC32300 32-bit Microprocessor – Up to 150 MHz operation – Enhanced MIPS-II Instruction Set Architecture ISA) – Cache prefetch instruction – Conditional move instruction – DSP instructions
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
RC32300
32-bit
133MHz
150MHz
256-pin
IDT79RC32
IDT79RC32V334
|
79RC32334
Abstract: FCT245 MIPS32 RC32300 RC32364 RC5000 SDRAM controller 32bit 16MB
Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334 Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 256MB total SDRAM memory supported
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
32-bit
256MB
IDT79RCXX
133MHz
150MHz
256-pin
79RC32334
FCT245
MIPS32
RC32300
RC32364
RC5000
SDRAM controller 32bit 16MB
|
Mem 5116
Abstract: IDT79RC32134 RC32364
Text: RISCore32300TM Family System Controller Chip HDWXU WXUHV IDT79RC32134 – – 8/16/ or 32-bit interface per bank Supports Flash ROM, SRAM, dual-port memory, and peripheral devices – Intel or Motorola style IO supports external wait-state generation ◆ 4 DMA Channels
|
Original
|
PDF
|
RISCore32300TM
IDT79RC32134
32-bit
208-pin
IDT79RC32
IDT79RC32V134
Mem 5116
IDT79RC32134
RC32364
|
IDT79RC32134
Abstract: RC3041 RC32364 RC4640 RC4650 RC64474 RC64475
Text: IDT79RC32134 RISCore32300TM Family System Controller Chip – 8/16/ or 32-bit interface per bank – Supports Flash ROM, SRAM, dual-port memory, and peripheral devices – Intel or Motorola style IO supports external wait-state generation
|
Original
|
PDF
|
IDT79RC32134
RISCore32300TM
32-bit
IDT79RCXX
208-pin
IDT79RC32
IDT79RC32V134
IDT79RC32134
RC3041
RC32364
RC4640
RC4650
RC64474
RC64475
|
79RC32334
Abstract: FCT245 MIPS32 RC32300 RC32364 RC5000
Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334 Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 256MB total SDRAM memory supported
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
32-bit
256MB
SRAM32334
79RCXX
100MHz
133MHz
79RC32334
FCT245
MIPS32
RC32300
RC32364
RC5000
|
Untitled
Abstract: No abstract text available
Text: RISCoreTM32300 Family Integrated Processor HDWXU WXUHV 79RC32334 ◆ ◆ RC32300 32-bit Microprocessor – Up to 150 MHz operation – Enhanced MIPS-II Instruction Set Architecture ISA) – Cache prefetch instruction – Conditional move instruction – DSP instructions
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
RC32300
32-bit
26-bit
256-pin
133MHz
150MHz
IDT79RC32
|
Untitled
Abstract: No abstract text available
Text: RISCoreTM32300 Family Integrated Processor HDWXU WXUHV 79RC32334 ◆ ◆ RC32300 32-bit Microprocessor – Up to 150 MHz operation – Enhanced MIPS-II Instruction Set Architecture ISA) – Cache prefetch instruction – Conditional move instruction – DSP instructions
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
RC32300
32-bit
26-bit
256-pin
133MHz
150MHz
IDT79RC32
|
Untitled
Abstract: No abstract text available
Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334 Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 256MB total SDRAM memory supported
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
RC32300
32-bit
26-bit
79RCXX
133MHz
150MHz
|
RC32300
Abstract: 79RC32334 FCT245 MIPS32 RC32364 RC5000 16550 initialization
Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334 Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 256MB total SDRAM memory supported
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
32-bit
256MB
79RCXX
133MHz
150MHz
256-pin
RC32300
79RC32334
FCT245
MIPS32
RC32364
RC5000
16550 initialization
|
Untitled
Abstract: No abstract text available
Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334—Rev. Y Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 512MB total SDRAM memory supported
|
Original
|
PDF
|
RISCoreTM32300
79RC32334--Rev.
RC32300
32-bit
26-bit
79RCXX
133MHz
150MHz
|
|
ejtag
Abstract: 79RC32334 FCT245 MIPS32 RC32300 RC32364 RC5000 IDT79RC32V334
Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334 Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 256MB total SDRAM memory supported
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
32-bit
256MB
IDT79RCXX
133MHz
150MHz
256-pin
ejtag
79RC32334
FCT245
MIPS32
RC32300
RC32364
RC5000
IDT79RC32V334
|
RC32134
Abstract: No abstract text available
Text: IDT79RC32134 RISCore32300TM Family System Controller Chip HDWXU WXUHV – – 8/16/ or 32-bit interface per bank Supports Flash ROM, SRAM, dual-port memory, and peripheral devices – Intel or Motorola style IO supports external wait-state generation ◆ 4 DMA Channels
|
Original
|
PDF
|
RISCore32300TM
IDT79RC32134
RC32300-family
RC32364
RC32134
32-bit
IDT79RCXX
208-pin
IDT79RC32
RC32134
|
T4T15
Abstract: No abstract text available
Text: RISCoreTM32300 Family Integrated Processor HDWXU WXUHV 79RC32334 ◆ ◆ RC32300 32-bit Microprocessor – Up to 150 MHz operation – Enhanced MIPS-II Instruction Set Architecture ISA) – Cache prefetch instruction – Conditional move instruction – DSP instructions
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
RC32300
32-bit
26-bit
256-pin
133MHz
150MHz
IDT79RC32
T4T15
|
79RC32334
Abstract: FCT245 MIPS32 RC32300 RC32364 RC5000
Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334 Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 256MB total SDRAM memory supported
|
Original
|
PDF
|
RISCoreTM32300
79RC32334
32-bit
256MB
79RCXX
100MHz
133MHz
150MHz
79RC32334
FCT245
MIPS32
RC32300
RC32364
RC5000
|
79RC32334
Abstract: FCT245 MIPS32 RC32300 RC32364 RC5000
Text: 79RC32334—Rev. Y IDTTM InterpriseTM Integrated Communications Processor Features Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 512MB total SDRAM memory supported
|
Original
|
PDF
|
79RC32334--Rev.
32-bit
512MB
79RCXX
133MHz
150MHz
256-pin
79RC32
79RC32334
FCT245
MIPS32
RC32300
RC32364
RC5000
|
RC32300
Abstract: EJTAG RC32364 RC5000 79RC32334 FCT245 MIPS32
Text: 79RC32334—Rev. Y IDTTM InterpriseTM Integrated Communications Processor Features Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 512MB total SDRAM memory supported
|
Original
|
PDF
|
79RC32334--Rev.
32-bit
512MB
133MHz
150MHz
256-pin
79RC32
RC32300
EJTAG
RC32364
RC5000
79RC32334
FCT245
MIPS32
|
EJTAG
Abstract: 79RC32334 FCT245 MIPS32 RC32300 RC32364 RC5000 n10n
Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334—Rev. Y Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 512MB total SDRAM memory supported
|
Original
|
PDF
|
RISCoreTM32300
79RC32334--Rev.
32-bit
512MB
79RCXX
133MHz
150MHz
256-pin
EJTAG
79RC32334
FCT245
MIPS32
RC32300
RC32364
RC5000
n10n
|
Untitled
Abstract: No abstract text available
Text: 79RC32334—Rev. Y IDTTM InterpriseTM Integrated Communications Processor Features Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 512MB total SDRAM memory supported
|
Original
|
PDF
|
79RC32334--Rev.
RC32300
32-bit
26-bit
79RCXX
133MHz
150MHz
256-pin
|
Untitled
Abstract: No abstract text available
Text: IDT T M InterpriseT M Integrated Communications Processor Features 79RC32334—Rev. Y Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-in terle aved – Up to 512M B total SDRAM memory supported
|
Original
|
PDF
|
79RC32334â
32-bit
512Mb
79RCXX
133MHz
150MHz
256-pin
79RC32
79RC32V334
|
Untitled
Abstract: No abstract text available
Text: RISCoreTM32300 Family Integrated Processor Features 79RC32334—Rev. Y Preliminary Information* Programmable I/O PIO – Input/Output/Interrupt source – Individually programmable ◆ SDRAM Controller (32-bit memory only) – 4 banks, non-interleaved – Up to 512MB total SDRAM memory supported
|
Original
|
PDF
|
RISCoreTM32300
79RC32334--Rev.
RC32300
32-bit
26-bit
32-RCXX
133MHz
150MHz
256-pin
79RC32
|