MIL-STD-806
Abstract: 5 inputs OR gate truth table 4 inputs OR gate truth table 6 inputs OR gate truth table truth table for 7 inputs OR gate SCHMITT INVERTER 6 inputs NOR gate truth table M1C21 demultiplexer truth table truth table for 4 inputs OR gate
Text: [4] Logic Symbols and Truth Tables [ 4 ] Logic Symbols and Truth Table 1. How to Read MIL-Type Logic Symbols Table 1.1 shows the MIL-type logic symbols used for high-speed CMOS ICs. This logic chart is based on MIL-STD-806. The clocked inverter and transmission gates have specific symbols.
|
Original
|
PDF
|
MIL-STD-806.
MIL-STD-806
5 inputs OR gate truth table
4 inputs OR gate truth table
6 inputs OR gate truth table
truth table for 7 inputs OR gate
SCHMITT INVERTER
6 inputs NOR gate truth table
M1C21
demultiplexer truth table
truth table for 4 inputs OR gate
|
74LS47
Abstract: 74LS47 gate diagram pin diagram of 74LS47 ttl 74ls47 7 segment ttl 74ls47 74LS47 functions 74LS47 pin 74LS47 pin configuration 74ls47 PIN DIAGRAM LS 74LS47
Text: SN54/74LS47 BCD TO 7-SEGMENT DECODER/DRIVER The SN54 / 74LS47 are Low Power Schottky BCD to 7-Segment Decoder / Drivers consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. They offer active LOW, high sink current outputs for driving indicators directly. Seven NAND gates and one driver are connected in pairs
|
Original
|
PDF
|
SN54/74LS47
74LS47
74LS47 gate diagram
pin diagram of 74LS47
ttl 74ls47 7 segment
ttl 74ls47
74LS47 functions
74LS47 pin
74LS47 pin configuration
74ls47 PIN DIAGRAM
LS 74LS47
|
pin diagram of 74LS47
Abstract: 74LS47 pin configuration 74LS47 74LS47 gate diagram ttl 74ls47 74LS47 functions ttl 74ls47 7 segment datasheet 74LS47 7-segment 74ls47 74LS47 DATASHEET
Text: SN54/74LS47 BCD TO 7-SEGMENT DECODER/DRIVER The SN54 / 74LS47 are Low Power Schottky BCD to 7-Segment Decoder / Drivers consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. They offer active LOW, high sink current outputs for driving indicators directly. Seven NAND gates and one driver are connected in pairs
|
Original
|
PDF
|
SN54/74LS47
74LS47
pin diagram of 74LS47
74LS47 pin configuration
74LS47 gate diagram
ttl 74ls47
74LS47 functions
ttl 74ls47 7 segment
datasheet 74LS47
7-segment 74ls47
74LS47 DATASHEET
|
MC33186
Abstract: MC33186 application note
Text: Freescale Semiconductor Technical Data MC33186 Rev 4.0, 7/2005 H-Bridge Driver 33186 The 33186 is a monolithic H-Bridge ideal for fractional horsepower DC-motor and bi-directional thrust solenoid control. The IC incorporates internal control logic, charge pump, gate drive, and low
|
Original
|
PDF
|
MC33186
MC33186
MC33186 application note
|
20-HSOP
Abstract: No abstract text available
Text: Freescale Semiconductor Technical Data Document Number: MC33186 Rev. 8.0, 4/2013 H-Bridge Driver 33186 The 33186 is a monolithic H-Bridge ideal for fractional horsepower DC-motor and bi-directional thrust solenoid control. The IC incorporates internal control logic, charge pump, gate drive, and low
|
Original
|
PDF
|
MC33186
20-HSOP
|
GDFP1-G14
Abstract: CDFP2-F14 GDFP1-F14
Text: INCH-POUND MIL-M-38510/757C 14 November 2003 SUPERSEDING MIL-M-38510/757B 14 March 2003 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, ADVANCED CMOS, BUFFER GATES, MONOLITHIC SILICON, POSITIVE LOGIC Reactivated after 14 Nov. 2003 and may be used for new and existing designs and acquisitions.
|
Original
|
PDF
|
MIL-M-38510/757C
MIL-M-38510/757B
MIL-PRF-38535.
54AC04
54AC14
54AC240
54AC241
54AC244
54AC365
54AC366
GDFP1-G14
CDFP2-F14
GDFP1-F14
|
Untitled
Abstract: No abstract text available
Text: Freescale Semiconductor Final Document Number: MC33186 Rev 5.0, 05/2006 H-Bridge Driver 33186 The 33186 is a monolithic H-Bridge ideal for fractional horsepower DC-motor and bi-directional thrust solenoid control. The IC incorporates internal control logic, charge pump, gate drive, and low
|
Original
|
PDF
|
MC33186
|
Untitled
Abstract: No abstract text available
Text: 74LCX00 Low-voltage CMOS quad dual input NAND gate with 5 V tolerant inputs Datasheet − production data Features • 5 V tolerant inputs ■ High speed – tPD = 4.3 ns max. at VCC = 3 V ■ Power-down protection on inputs and outputs ■ Symmetrical output impedance
|
Original
|
PDF
|
74LCX00
TSSOP14
SO-14
74LCX00
|
Untitled
Abstract: No abstract text available
Text: 74LCX00 Low-voltage CMOS quad dual-input NAND gate with 5 V tolerant inputs Datasheet − production data Features • 5 V tolerant inputs ■ High speed – tPD = 4.3 ns max at VCC = 3 V ■ Power-down protection on inputs and outputs ■ Symmetrical output impedance
|
Original
|
PDF
|
74LCX00
TSSOP14
|
Untitled
Abstract: No abstract text available
Text: 74LCX32 Low voltage CMOS 2-input OR gate with 5V tolerant inputs Features • 5V tolerant inputs ■ High speed: – tPD = 5.2ns Max at VCC = 3V ■ Power down protection on inputs and outputs ■ Symmetrical output impedance: – |IOH| = IOL = 24mA (Min) at VCC = 3V
|
Original
|
PDF
|
74LCX32
SO-14
TSSOP14
74LCX32
|
74LCX00
Abstract: 74LCX00MTR 74LCX00TTR JESD97 TSSOP14
Text: 74LCX00 Low voltage CMOS QUAD 2-Input NAND gate with 5V tolerant inputs Features • 5V tolerant inputs ■ High speed: – tPD = 4.3ns Max at VCC = 3V ■ Power down protection on inputs and outputs ■ Symmetrical output impedance: – |IOH| = IOL = 24mA (Min) at VCC = 3V
|
Original
|
PDF
|
74LCX00
SO-14
TSSOP14
74LCX00
74LCX00MTR
74LCX00TTR
JESD97
TSSOP14
|
Untitled
Abstract: No abstract text available
Text: SPECIFICATION MHS/SCC034 Rev B June, 2000 Page 1 of 62 PROJET SPACE GENERAL TITLE INTEGRATED CIRCUIT, SILICON MONOLITHIC, CMOS SILICON GATE 8192 X 16 DUAL PORT RANDOM ACCESS MEMORY WHICH ALLOWS SIMULTANEOUS READS OF THE SAME MEMORY LOCATION WITH 3-STATE OUTPUTS BASED ON TYPES M67025E.
|
Original
|
PDF
|
MHS/SCC034
M67025E.
|
74LS155
Abstract: truth table for 4 to 16 decoder 74ls156 LS155 truth table for 1 to 16 decoder 74LS155 DATASHEET DOWNLOAD LS156 SN54LSXXXJ 2 to 4 decoder for ttl circuit 4 to 16 decoder for ttl circuit
Text: SN54/74LS155 SN54/74LS156 DUAL 1-OF-4 DECODER/ DEMULTIPLEXER The SN54 / 74LS155 and SN54 / 74LS156 are high speed Dual 1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder “a” has an
|
Original
|
PDF
|
SN54/74LS155
SN54/74LS156
74LS155
74LS156
LS156
LS155
truth table for 4 to 16 decoder
truth table for 1 to 16 decoder
74LS155 DATASHEET DOWNLOAD
SN54LSXXXJ
2 to 4 decoder for ttl circuit
4 to 16 decoder for ttl circuit
|
DE3005
Abstract: 1011S Matra-Harris
Text: european space agency agence spatiale européenne Pages 1 to 43 INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS SILICON GATE, STATIC, 16K 16348 x 1 BIT ASYNCHRONOUS RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS, BASED ON TYPES HM65262 AND HM65262B ESA/SCC Detail Specification No. 9301/018
|
OCR Scan
|
PDF
|
HM65262
HM65262B
DE3005
1011S
Matra-Harris
|
|
Untitled
Abstract: No abstract text available
Text: european space agency agence spatiale européenne Pages 1 to 43 INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS SILICON GATE, STATIC, 16K 2048 x 8 BIT ASYNCHRONOUS RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS, BASED ON TYPES HM65162 AND HM65162B ESA/SCC Detail Specification No. 9301/015
|
OCR Scan
|
PDF
|
HM65162
HM65162B
17VIL.
|
MARKING CODE YA
Abstract: No abstract text available
Text: european space agency agence spatiale européenne Pages 1 to 48 INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS SILICON GATE, STATIC 256K 262144x1 BIT ASYNCHRONOUS RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS, BASED ON TYPE M65697EV ESA/SCC Detail Specification No. 9301/038
|
OCR Scan
|
PDF
|
262144x1
M65697EV
MARKING CODE YA
|
Untitled
Abstract: No abstract text available
Text: HARRIS S E M I C O N D U C T O R HARRIS HCSOO RCA GE PRELIMINARY INTERSIL HCS04 High Reliability, Radiation Hardened High Speed CMOS SOS Gates with CMOS Compatible Inputs HCS08 Aerospace Class S Screening HCS27 Radiation Features HCS02 HCS32 • Radiation hardened to 200k or 1 M RADs Si
|
OCR Scan
|
PDF
|
HCS04
HCS08
HCS27
HCS02
HCS32
HCS32MS
|
Untitled
Abstract: No abstract text available
Text: european space agency agence spatiale européenne Pages 1 to 72 INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS SILICON GATE, STATIC 64K 4096 x 16 BIT DUAL PORT MEMORY WITH 3-STATE OUTPUTS, BASED ON TYPE M67024EV ESA/SCC Detail Specification No. 9301/034 space components
|
OCR Scan
|
PDF
|
M67024EV
AP0000H
0000H
0000H.
|
j1 3009
Abstract: No abstract text available
Text: european space agency agence spatiale européenne Pages 1 to 51 INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS SILICON GATE, STATIC, 64K 8192 x 8 BIT ASYNCHRONOUS RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS, BASED ON TYPE HM65664 ESA/SCC Detail Specification No. 9301/029
|
OCR Scan
|
PDF
|
HM65664
j1 3009
|
6 inputs OR gate truth table
Abstract: 9014D 5 inputs OR gate truth table 9014DC 9014DM 9014FC 9014FM
Text: 9XXX Series 9014 CO NNECTIO N DIAGRAM PINOUT A 7 r- Q U A D EXC LU SIVE-O R GATE D E SC R IPTIO N — The 9014 consists of four Exclusive-OR gates, useful in a large number of code conversion, parity generation/checking, and com pari son applications. The Exclusive-OR gate produces an output when the inputs
|
OCR Scan
|
PDF
|
9014DC
9014DM
9014FC
9014FM
if77-
6 inputs OR gate truth table
9014D
5 inputs OR gate truth table
|
MIL-STD-806
Abstract: 4-1 MULTIPLEXER IC
Text: 4-1 H o w to Read M IL Type Logic Sym bols Table 4-1 shows the MIL type logic symbols used in high-speed CMOS IC. This logical chart is based on MIL-STD-806. Clocked inverter and transmission gate employ specific symbols. Table 4-1 Circuit Function MIL Logic Symbols
|
OCR Scan
|
PDF
|
MIL-STD-806.
MIL-STD-806
4-1 MULTIPLEXER IC
|
HA11-7
Abstract: No abstract text available
Text: european space agency agence spatiale européenne Pages 1 to 51 INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS SILICON GATE, STATIC 256K 32768x8 BIT ASYNCHRONOUS RANDOM ACCESS MEMORY WITH 3-STATE OUTPUTS, BASED ON TYPE M65656 ESA/SCC Detail Specification No. 9301/030
|
OCR Scan
|
PDF
|
32768x8
M65656
HA11-7
|
MIL-STD-806
Abstract: 4-1 MULTIPLEXER IC
Text: 4-1 How to Read MIL Type Logic Symbols Table 4-1 shows the MIL type logic symbols used in high-speed CMOS IC. This logical chart Is based on MIL-STD-806. Clocked inverter and transmission gate employ specific symbols. Table 4-1 Circuit Function M IL Logic Symbols
|
OCR Scan
|
PDF
|
MIL-STD-806.
MIL-STD-806
4-1 MULTIPLEXER IC
|
motorola 74ls47
Abstract: 74LS47 ttl 74ls47 74LS47 functions ttl 74ls47 7 segment LS 74LS47 of 74ls47 7-segment 74ls47 74LS47 pin configuration 74LS47 pin
Text: g MOTOROLA SN54/74LS47 BCD TO 7-SEGMENT DECODER/DRIVER The S N 54/74LS 47 are Low Power Schottky BCD to 7-Segment Decod er/D rivers consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. They offer active LOW, high sink current outputs for driving
|
OCR Scan
|
PDF
|
SN54/74LS47
motorola 74ls47
74LS47
ttl 74ls47
74LS47 functions
ttl 74ls47 7 segment
LS 74LS47
of 74ls47
7-segment 74ls47
74LS47 pin configuration
74LS47 pin
|