DL140
Abstract: MC100E256 MC10E256
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 3ĆBit 4:1 MuxĆLatch MC10E256 MC100E256 The MC10E/100E256 contains three 4:1 multiplexers followed by transparent latches with differential outputs. Separate Select controls are provided for the leading 2:1 mux pairs see logic symbol .
|
Original
|
PDF
|
MC10E256
MC100E256
MC10E/100E256
950ps
850ps
DL140
MC10E256/D*
MC10E256/D
MC100E256
MC10E256
|
DL140
Abstract: E160 MC100E193 MC10E193
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Error Detection/Correction MC10E193 Circuit MC100E193 The MC10E/100E193 is an error detection and correction EDAC circuit. Modified Hamming parity codes are generated on an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives
|
Original
|
PDF
|
MC10E193
MC100E193
MC10E/100E193
12-bit
MC10E193/D*
MC10E193/D
DL140
E160
MC100E193
MC10E193
|
Motorola, Inc. identical in pinout to
Abstract: DL140 MC100E171 MC10E171
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 3ĆBit 4:1 Multiplexer MC10E171 MC100E171 The MC10E/100E171 contains three 4:1 multiplexers with differential outputs. Separate Select controls are provided for the leading 2:1 mux pairs see logic symbol . The three Select inputs control which one of the
|
Original
|
PDF
|
MC10E171
MC100E171
MC10E/100E171
725ps
28-Lead
MC10E/D*
MC10E/D
DL140
Motorola, Inc. identical in pinout to
MC100E171
MC10E171
|
AN1404
Abstract: AN1405 AND8020 MC100E256 MC100E256FN MC100E256FNR2 D2D marking code
Text: MC100E256 5VĄECL 3ĆBit 4:1 MuxĆLatch The MC100E256 contains three 4:1 multiplexers followed by transparent latches with differential outputs. Separate Select controls are provided for the leading 2:1 mux pairs see logic symbol . When the Latch Enable (LEN) is LOW, the latch is transparent, and
|
Original
|
PDF
|
MC100E256
MC100E256
MC100E256FN
r14525
MC100E256/D
AN1404
AN1405
AND8020
MC100E256FN
MC100E256FNR2
D2D marking code
|
marking CODE D2B
Abstract: ic 4050 pin diagram
Text: MC100E256 5V ECL 3-Bit 4:1 Mux-Latch The MC100E256 contains three 4:1 multiplexers followed by transparent latches with differential outputs. Separate Select controls are provided for the leading 2:1 mux pairs see logic symbol . When the Latch Enable (LEN) is LOW, the latch is transparent, and
|
Original
|
PDF
|
MC100E256
AND8020
MC100E256
AN1404
AN1405
AN1406
AN1503
AN1504
AN1568
marking CODE D2B
ic 4050 pin diagram
|
AN1404
Abstract: AN1405 AND8020 MC100E256 MC100E256FN MC100E256FNR2
Text: MC100E256 5V ECL 3-Bit 4:1 Mux-Latch The MC100E256 contains three 4:1 multiplexers followed by transparent latches with differential outputs. Separate Select controls are provided for the leading 2:1 mux pairs see logic symbol . When the Latch Enable (LEN) is LOW, the latch is transparent, and
|
Original
|
PDF
|
MC100E256
MC100E256
MC100E256FN
MC100E256/D
AN1404
AN1405
AND8020
MC100E256FN
MC100E256FNR2
|
3525 "application note"
Abstract: SECDED ic 4050 AN1404 AND8020 E160 MC100E193 MC100E193FN MC100E193FNR2 socket 775 pinout
Text: MC100E193 5VĄECL Error Detection/ Correction Circuit The MC100E193 is an error detection and correction EDAC circuit. Modified Hamming parity codes are generated on an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives the parity of the whole word. The word parity is also
|
Original
|
PDF
|
MC100E193
MC100E193
12-bit
r14525
MC100E193/D
3525 "application note"
SECDED
ic 4050
AN1404
AND8020
E160
MC100E193FN
MC100E193FNR2
socket 775 pinout
|
Untitled
Abstract: No abstract text available
Text: MC10E256, MC100E256 5VĄECL 3ĆBit 4:1 MuxĆLatch The MC10E/100E256 contains three 4:1 multiplexers followed by transparent latches with differential outputs. Separate Select controls are provided for the leading 2:1 mux pairs see logic symbol . When the Latch Enable (LEN) is LOW, the latch is transparent, and
|
Original
|
PDF
|
MC10E256,
MC100E256
MC10E/100E256
r14525
MC10E256/D
|
socket 775 pinout
Abstract: PLCC28 package
Text: MC100E193 5V ECL Error Detection/ Correction Circuit The MC100E193 is an error detection and correction EDAC circuit. Modified Hamming parity codes are generated on an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives the parity of the whole word. The word parity is also
|
Original
|
PDF
|
MC100E193
12-bit
AND8020
MC100E193
AN1404
AN1405
AN1406
AN1503
AN1504
socket 775 pinout
PLCC28 package
|
MC100E171
Abstract: MC100E171FN MC100E171FNR2 MC10E171 MC10E171FN MC10E171FNR2 D1C marking
Text: MC10E171, MC100E171 5VĄECL 3ĆBit 4:1 Multiplexer The MC10E/100E171 contains three 4:1 multiplexers with differential outputs. Separate Select controls are provided for the leading 2:1 mux pairs see logic symbol . The three Select inputs control which one of the four data inputs in each case is propagated to
|
Original
|
PDF
|
MC10E171,
MC100E171
MC10E/100E171
MC10E171FN
r14525
MC10E171/D
MC100E171
MC100E171FN
MC100E171FNR2
MC10E171
MC10E171FN
MC10E171FNR2
D1C marking
|
MC100E256
Abstract: MC100E256FN MC100E256FNR2 MC10E256 MC10E256FN MC10E256FNR2
Text: MC10E256, MC100E256 5VĄECL 3ĆBit 4:1 MuxĆLatch The MC10E/100E256 contains three 4:1 multiplexers followed by transparent latches with differential outputs. Separate Select controls are provided for the leading 2:1 mux pairs see logic symbol . When the Latch Enable (LEN) is LOW, the latch is transparent, and
|
Original
|
PDF
|
MC10E256,
MC100E256
MC10E/100E256
MC10E256FN
r14525
MC10E256/D
MC100E256
MC100E256FN
MC100E256FNR2
MC10E256
MC10E256FN
MC10E256FNR2
|
MC100E171
Abstract: MC100E171FN MC100E171FNR2 MC10E171 MC10E171FN MC10E171FNR2 MAX56
Text: MC10E171, MC100E171 5VĄECL 3ĆBit 4:1 Multiplexer The MC10E/100E171 contains three 4:1 multiplexers with differential outputs. Separate Select controls are provided for the leading 2:1 mux pairs see logic symbol . The three Select inputs control which one of the four data inputs in each case is propagated to
|
Original
|
PDF
|
MC10E171,
MC100E171
MC10E/100E171
MC10E171FN
r14525
MC10E171/D
MC100E171
MC100E171FN
MC100E171FNR2
MC10E171
MC10E171FN
MC10E171FNR2
MAX56
|
Untitled
Abstract: No abstract text available
Text: MC100E193 5V ECL Error Detection/ Correction Circuit The MC100E193 is an error detection and correction EDAC circuit. Modified Hamming parity codes are generated on an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives the parity of the whole word. The word parity is also
|
Original
|
PDF
|
MC100E193
12-bit
MC100E193/D
|
Untitled
Abstract: No abstract text available
Text: MC10E171, MC100E171 5V ECL 3-Bit 4:1 Multiplexer The MC10E/100E171 contains three 4:1 multiplexers with differential outputs. Separate Select controls are provided for the leading 2:1 MUX pairs see logic symbol . The three Select inputs control which one of the four data inputs in each case is propagated to
|
Original
|
PDF
|
MC10E171,
MC100E171
MC10E/100E171
EIA/JESD78
AND8020
AN1404
AN1405
AN1406
AN1503
AN1504
|
|
MARKING d2b
Abstract: Marking D1c MC100E171 MC10E171 MC10E171FN
Text: MC10E171, MC100E171 5V ECL 3-Bit 4:1 Multiplexer Description The MC10E/100E171 contains three 4:1 multiplexers with differential outputs. Separate Select controls are provided for the leading 2:1 MUX pairs see logic symbol . The three Select inputs control which one of the four data inputs in each case is propagated to
|
Original
|
PDF
|
MC10E171,
MC100E171
MC10E/100E171
MC10E171/D
MARKING d2b
Marking D1c
MC100E171
MC10E171
MC10E171FN
|
MC100E171
Abstract: MC10E171 MC10E171FN
Text: MC10E171, MC100E171 5V ECL 3-Bit 4:1 Multiplexer Description The MC10E/100E171 contains three 4:1 multiplexers with differential outputs. Separate Select controls are provided for the leading 2:1 MUX pairs see logic symbol . The three Select inputs control which one of the four data inputs in each case is propagated to
|
Original
|
PDF
|
MC10E171,
MC100E171
MC10E/100E171
MC10E171/D
MC100E171
MC10E171
MC10E171FN
|
"on semiconductor"
Abstract: E160 MC100E193 MC100E193FN MC100E193FNR2 MC10E193 MC10E193FN MC10E193FNR2 p4350
Text: MC10E193, MC100E193 5VĄECL Error Detection/ Correction Circuit The MC10E/100E193 is an error detection and correction EDAC circuit. Modified Hamming parity codes are generated on an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives the parity of the whole word. The word parity is also
|
Original
|
PDF
|
MC10E193,
MC100E193
MC10E/100E193
12-bit
r14525
MC10E193/D
"on semiconductor"
E160
MC100E193
MC100E193FN
MC100E193FNR2
MC10E193
MC10E193FN
MC10E193FNR2
p4350
|
Untitled
Abstract: No abstract text available
Text: MC10E171, MC100E171 5V ECL 3-Bit 4:1 Multiplexer Description The MC10E/100E171 contains three 4:1 multiplexers with differential outputs. Separate Select controls are provided for the leading 2:1 MUX pairs see logic symbol . The three Select inputs control which one of the four data inputs in each case is propagated to
|
Original
|
PDF
|
MC10E171,
MC100E171
MC10E/100E171
MC10E171/D
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Error Detection/Correction Circuit MC10E193 MC100E193 The MC10E/100E193 is an error detection and correction EDAC circuit. Modified Hamming parity codes are generated on an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives
|
OCR Scan
|
PDF
|
MC10E193
MC100E193
MC10E/100E193
12-bit
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Error Detection/Correction Circuit MC10E193 MC100E193 The MC10E/100E193 is an error detection and correction EDAC circuit. Modified Hamming parity codes are generated on an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives
|
OCR Scan
|
PDF
|
MC10E193
MC100E193
MC10E/100E193
12-bit
DL140
b3b7252
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Error Detection/Correction Circuit MC10E193 MC100E193 The MC10E/100E193 is an error detection and correction EDAC circuit. Modified Hamming parity codes are generated on an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives the parity of the
|
OCR Scan
|
PDF
|
MC10E193
MC100E193
MC10E/100E193
MC10193,
expan1100
DL140
|
qo-10
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 3-Bit 4:1 M ultiplexer The MC10E/100E171 contains three 4:1 m ultiplexers with differential outputs. Separate Select controls are provided for the leading 2:1 mux pairs see logic symbol . The three Select inputs control w hich one of the
|
OCR Scan
|
PDF
|
MC10E/100E171
725ps
MC10E171
MC100E171
28-Lead
DL140
qo-10
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 3-Bit 4:1 Mux-Latch M C10E256 M C100E256 The M C 10E/100E256 contains three 4:1 m ultiplexers follow ed by transparent latches with differential outputs. Separate Select controls are provided for the leading 2:1 m ux pairs see logic symbol .
|
OCR Scan
|
PDF
|
10E/100E256
C10E256
C100E256
950ps
850ps
75ki2
DL140
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Error Detection/C orrection Circuit M C10E193 M C 100E193 The MC10E/100E193 is an error detection and correction EDAC circuit. Modified Hamming parity codes are generated on an 8-bit word according to the pattern shown in the logic symbol. The P5 output gives
|
OCR Scan
|
PDF
|
C10E193
100E193
MC10E/100E193
12-bit
|