Untitled
Abstract: No abstract text available
Text: SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308E – MARCH 1993 – REVISED JUNE 1998 D EPIC Enhanced-Performance Implanted D D D D D DB, DW, OR PW PACKAGE (TOP VIEW CMOS) Submicron Process Typical VOLP (Output Ground Bounce)
|
Original
|
SN74LVC843A
SCAS308E
|
PDF
|
SN74LVC843A
Abstract: No abstract text available
Text: SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308E – MARCH 1993 – REVISED JUNE 1998 D D D D D D EPIC Enhanced-Performance Implanted CMOS Submicron Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN74LVC843A
SCAS308E
SN74LVC843A
|
PDF
|
SN74LVC843A
Abstract: No abstract text available
Text: SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308C – MARCH 1993 – REVISED JANUARY 1997 D D D D D EPIC Enhanced-Performance Implanted CMOS Submicron Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
|
Original
|
SN74LVC843A
SCAS308C
SN74LVC843A
|
PDF
|
LCX06
Abstract: LCX16244 SN74LVCR162245A mc74lcx245 Schmitt Trigger lcx162245 74LVC162244A LCX04 LCX843 LCXH162245 lcx32
Text: HC Portfolio Comparison PART # LCX00 LCX02 LCX04 LCXU04 LCX05 LCX06 LCX07 LCX08 LCX10 LCX11 LCX14 LCX27 LCX32 LCX38 LCX74 LCX86 LCX109 LCX112 LCX125 LCX126 LCX137 LCX138 LCX139 LCX157 LCX158 LCX161 LCX163 LCX169 LCX240 LCX241 LCX244 LCX245 LCX257 LCX258 LCX273
|
Original
|
LCX00
LCX02
LCX04
LCXU04
LCX05
LCX06
LCX07
LCX08
LCX10
LCX11
LCX06
LCX16244
SN74LVCR162245A
mc74lcx245 Schmitt Trigger
lcx162245
74LVC162244A
LCX04
LCX843
LCXH162245
lcx32
|
PDF
|
SN74 schmitt trigger
Abstract: SDYU001 SN54LV00A SN54LV02A SN54LV04A SN54LV05A SN54LV08A SN54LV14A SN54LV32A SN54LV74A
Text: LVC and LV LowĆVoltage CMOS Logic Data Book 1998 Logic Products General Information LVC Gates and MSI LVC Octals LVC Widebus LVC 3.3-V to 5-V Translators and Cable Drivers LV Gates and MSI LV Octals Application Reports Mechanical Data LVC and LV Low-Voltage CMOS Logic
|
Original
|
MIL-STD-1835
GDFP2-F20
SN74 schmitt trigger
SDYU001
SN54LV00A
SN54LV02A
SN54LV04A
SN54LV05A
SN54LV08A
SN54LV14A
SN54LV32A
SN54LV74A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Contents SN54LVCH244A LVC Octals SN74LVC240A Page Octal Buffer/Driver With 3-State Outputs . . . . . . . . . . . . . . . 3–3 SN74LVC241A Octal Buffer/Driver With 3-State Outputs . . . . . . . . . . . . . . . 3–11 SN74LVC244A Octal Buffer/Driver With 3-State Outputs . . . . . . . . . . . . . . . 3–19
|
Original
|
SN74LVC240A
SN74LVC241A
SN74LVC244A
SN54LVCH244A
SN74LVCH244A
SN74LVC2244A
SN74LVC245A
SN54LVCH245A
SN54LVC373A
SN54LVC374A
|
PDF
|
transistor fn 1016
Abstract: SN74HC1G00 SCAD001D sn74154 SN74ALVC1G32 JK flip flop IC SDFD001B philips 18504 FB 3306 CMOS Data Book Texas Instruments Incorporated
Text: W O R L D L Logic Selection Guide August 1998 E A D E R I N L O G I C P R O D U C T S LOGIC OVERVIEW 1 FUNCTIONAL INDEX 2 FUNCTIONAL CROSSĆREFERENCE 3 DEVICE SELECTION GUIDE 4 3 LOGIC SELECTION GUIDE AUGUST 1998 IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308D - MARCH 1993 - REVISED JANUARY 1998 • EPIC Enhanced-Performance Implanted CMOS Submicron Process ft Typical V q l p (Output Ground Bounce) < 0.8 V at Vc c = 3.3 V, TA = 25°C
|
OCR Scan
|
SN74LVC843A
SCAS308D
|
PDF
|
CMOS Texas Instruments Incorporated
Abstract: SN74LVC843A
Text: SN74LVC843A 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS308C - MARCH 1993 - REVISED JANUARY 1997 EPIC Enhanced-Performance Implanted CMOS Submicron Process DB, DW, OR PW PACKAGE (TOP VIEW) Typical V q lp (Output Ground Bounce) < 0.8 V at Vc c = 3.3 V, TA = 25°C
|
OCR Scan
|
SN74LVC843A
SCAS308C
CMOS Texas Instruments Incorporated
|
PDF
|
SN74LVC843A
Abstract: No abstract text available
Text: SN74LVC843A 9-BIT BUS-1 NTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS S C AS 308D - M ARCH 1993 - R EVISED JA N U A R Y 1998 DB, DW, OR PW PACKAGE TOP VIEW I • D EPIC (Enhanced-Performance Implanted CMOS) Submicron Process I I D Typical V q lp (Output Ground Bounce)
|
OCR Scan
|
SN74LVC843A
SCAS308D
10MHz,
|
PDF
|
