SA17
Abstract: No abstract text available
Text: GICSTAR PAGE M O D E MEMORY CONTROLLER SL9350 PRELIMINARY FEATURES • 16,2 0 ,2 5 M H z O ptions. • E nhanced fast page m od e design. • Program m able w ait state options. • S h ad ow Ram feature. • Supports 16 M b yte o f on board m em ory. • Can u se 256K x 1, 1 M eg x 1,and 256K x 4 D R A M s or a m ix.
|
OCR Scan
|
PDF
|
SL9350
4160-B
SL9350
0121iO
SA17
|
MSL9350
Abstract: 80386dx pipeline sl9350 via sl9350 via flexset
Text: SL9350 80386DX Page Mode Memory Controller PRELIMINARY FEATURES • Supports 80386DX based AT Designs. • Up to 25 MHz Performance. • Enhanced Fast Page Mode DRAM Controller. • Supports 16 M byte of on Board Memory. • Shadow RAM Feature. • Programmable Wait State Options.
|
OCR Scan
|
PDF
|
SL9350
80386DX
A2-A16,
A20GATE,
CLK8042,
ADD20,
NBUS16,
MSL9350
80386dx pipeline
via sl9350
via flexset
|
Untitled
Abstract: No abstract text available
Text: GICSTAR PAGE MODE MEMORY CONTROLLER SL9350 PRELIMINARY FEATURES • 16,20,25 MHz Options. • Enhanced fast page mode design. • Programmable wait state options. • Shadow Ram feature. • Supports 16 M byte of on board memory. • Can use 256K x 1,1 Meg x 1, and 256K x 4 DRAMs or a mix.
|
OCR Scan
|
PDF
|
SL9350
4160-B
|
386sx
Abstract: 386sx chipset A21-A23 sl9350 CHIPset for 80286 via flexset SL9151
Text: y/ a SL9250 80386SX Page Mode Memory Controller PRELIMINARY FEATURES • Supports 80386SX based AT Designs. • Up to 20 MHz Performance. • Enhanced Fast Page Mode DRAM Controller. • Supports 8 M byte of On-Board Memory. • Shadow RAM Feature. • Programmable Wait State Options.
|
OCR Scan
|
PDF
|
SL9250
80386SX
imple12
A2-A16,
A20GATE,
CLK8042,
ADD20,
386sx
386sx chipset
A21-A23
sl9350
CHIPset for 80286
via flexset
SL9151
|
VIA SL9011
Abstract: No abstract text available
Text: The FlexSet PC/AT System Controller SL9011 PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286,80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
PDF
|
SL9011
80386SX
80386DX-based
80387SX,
80387DX
SL9011
VIA SL9011
|
MSL9351
Abstract: DI512 sl9350 sl90 SL9351 SL9010
Text: The FlexSet PC/AT 80386DX Memory Controller _ SL9351 ADVANCED FEATURES • Supports 80386DX based AT Designs. • Up to 20 MHz Performance. • Enhanced Fast Page Mode/Page Interleave. • Supports 16 M bytes of On Board Memory. • Shadow RAM Feature
|
OCR Scan
|
PDF
|
80386DX
SL9351
A2-A16,
A20GATE,
CLK8042,
ADD20,
NLDEC16,
A17-A19,
A21-A23,
MSL9351
DI512
sl9350
sl90
SL9351
SL9010
|
via flexset
Abstract: No abstract text available
Text: SL9351 80386DX Page Interleave Memory Controller ADVANCE FEATURES • Supports 80386DX based AT Designs. • Up to 33 MHz Performance with Cache Based Systems. • Enhanced Fast Page Mode/Page Interleave. • Supports 16 M bytes of on Board Memory. • Shadow RAM Feature
|
OCR Scan
|
PDF
|
SL9351
80386DX
-256K
-128K
GATEA20
SL9351.
SL9351
FlexAT/386DX
via flexset
|
T44A
Abstract: 80286 microprocessor pin out diagram sl9030 t53a 80387SX weitek ti6a 80387DX 80386 microprocessor pin out diagram via flexset
Text: The FlexSet PC/AT System Controller SL9011 PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286, 80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
PDF
|
SL9011
80386SX
80386DX-based
80387SX,
80387DX
SL9011
T44A
80286 microprocessor pin out diagram
sl9030
t53a
80387SX
weitek
ti6a
80386 microprocessor pin out diagram
via flexset
|
DC000-DFFFF
Abstract: 80386dx pipeline architecture SL9351 DI512 386DX sl9010 80386DX 16 BIT 80386DX pipeline architecture for 80386DX A21-A23
Text: The FlexSet PC/AT 80386DX Memory Controller SL9351 ADVANCED FEATURES • Supports 80386DX based AT Designs. • Up to 20 MHz Performance. • Enhanced Fast Page Mode/Page Interleave. • Supports 16 M bytes of On Board Memory. • Shadow RAM Feature • 16K granularity
|
OCR Scan
|
PDF
|
80386DX
SL9351
512X512
A2-A16,
A20GATE,
CLK8042,
ADD20,
NLDEC16,
A17-A19,
DC000-DFFFF
80386dx pipeline architecture
SL9351
DI512
386DX
sl9010
80386DX 16 BIT
pipeline architecture for 80386DX
A21-A23
|
weitek
Abstract: 80387DX sl9350 t46a 80X87 INTEL HT39A refresh logic sl90 t53a SL9030
Text: y/ à SL9011 System Controller PRELIMINARY FEATURES • AT System Control Logic. • Supports 80286,80386SX P9 , or 80386DX-based Designs. • Up to 25 MHz Performance. • Clock Switching and Reset Logic. • Programmable Wait States for 8 Bit AT Cycles.
|
OCR Scan
|
PDF
|
SL9011
80386SX
80386DX-based
80387SX,
80387DX
--t58a
NRDY32
t59--
weitek
sl9350
t46a
80X87 INTEL
HT39A
refresh logic
sl90
t53a
SL9030
|