Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    POWERUP 2.0 Search Results

    POWERUP 2.0 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: EVALUATION KIT AVAILABLE MAX9890 Audio Click-Pop Suppressor General Description The MAX9890 provides click-and-pop suppression for devices such as CODECs with integrated headphone amplifiers that lack a clickless/popless startup/powerup or shutdown/power-down. The device controls the


    Original
    PDF MAX9890 MAX9890 MAX9890A 200ms MAX9890B 330ms

    Untitled

    Abstract: No abstract text available
    Text: EVALUATION KIT AVAILABLE MAX9890 Audio Click-Pop Suppressor General Description The MAX9890 provides click-and-pop suppression for devices such as CODECs with integrated headphone amplifiers that lack a clickless/popless startup/powerup or shutdown/power-down. The device controls the


    Original
    PDF MAX9890 MAX9890 MAX9890A 200ms MAX9890B 330ms

    Untitled

    Abstract: No abstract text available
    Text: EVALUATION KIT AVAILABLE MAX9890 Audio Click-Pop Suppressor General Description The MAX9890 provides click-and-pop suppression for devices such as CODECs with integrated headphone amplifiers that lack a clickless/popless startup/powerup or shutdown/power-down. The device controls the


    Original
    PDF MAX9890 MAX9890 MAX9890A 200ms MAX9890B 330ms

    a1-a10

    Abstract: No abstract text available
    Text: K9K1G08U0M-YCB0, K9K1G08U0M-YIB0 FLASH MEMORY Document Title 128M x 8 Bit NAND Flash Memory Revision History History Draft Date 0.0 0.1 1. Initial issue 1.[Page 31] device code 76h -> device code (79h) Apr. 7th 2001 Jul. 3rd 2001 0.2 1.Powerup sequence is added


    Original
    PDF K9K1G08U0M-YCB0, K9K1G08U0M-YIB0 Page28] 48-Pin 1220F 047MAX a1-a10

    Untitled

    Abstract: No abstract text available
    Text: K9K1G08U0M-YCB0, K9K1G08U0M-YIB0 FLASH MEMORY Document Title 128M x 8 Bit NAND Flash Memory Revision History History Draft Date 0.0 0.1 1. Initial issue 1.[Page 31] device code 76h -> device code (79h) Apr. 7th 2001 Jul. 3rd 2001 0.2 1.Powerup sequence is added


    Original
    PDF K9K1G08U0M-YCB0, K9K1G08U0M-YIB0 Page28] 48-Pin 1220F

    Untitled

    Abstract: No abstract text available
    Text: K9K1G08U0M-YCB0, K9K1G08U0M-YIB0 FLASH MEMORY Document Title 128M x 8 Bit NAND Flash Memory Revision History History Draft Date 0.0 0.1 1. Initial issue 1.[Page 31] device code 76h -> device code (79h) Apr. 7th 2001 Jul. 3rd 2001 0.2 1.Powerup sequence is added


    Original
    PDF K9K1G08U0M-YCB0, K9K1G08U0M-YIB0 Page28] 48-Pin 1220F 047MAX

    IC 4093

    Abstract: K9K1G08U0M-YIB0 K9K1G08U0M K9K1G08U0M-YCB0 K9K1G08U0M-YCB0T
    Text: K9K1G08U0M-YCB0, K9K1G08U0M-YIB0 FLASH MEMORY Document Title 128M x 8 Bit NAND Flash Memory Revision History History Draft Date 0.0 0.1 1. Initial issue 1.[Page 31] device code 76h -> device code (79h) Apr. 7th 2001 Jul. 3rd 2001 0.2 1.Powerup sequence is added


    Original
    PDF K9K1G08U0M-YCB0, K9K1G08U0M-YIB0 Page28] 48-Pin 1220F IC 4093 K9K1G08U0M-YIB0 K9K1G08U0M K9K1G08U0M-YCB0 K9K1G08U0M-YCB0T

    Untitled

    Abstract: No abstract text available
    Text: 19-2932; Rev 2; 5/04 KIT ATION EVALU E L B AVAILA Audio Click-Pop Suppressor The MAX9890 provides click-and-pop suppression for devices such as CODECs with integrated headphone amplifiers that lack a clickless/popless startup/powerup or shutdown/power-down. The device controls the


    Original
    PDF MAX9890 MAX9890A 200ms MAX9890B 330ms MO229 T1433-1 T1433-2

    CM3400

    Abstract: CM3400M CM3400SA
    Text: PRELIMINARY CM3400 Micropower, Universal Supply Voltage Supervisor SVS Features Product Description • • • • • • • • The CM3400 is a universal supply voltage supervisory (SVS) controller for critical power monitoring and power sequencing applications. During an initial powerup, both complimentary outputs (RESET, RESET)


    Original
    PDF CM3400 CM3400 CM3400M CM3400SA

    DVD player circuit diagram

    Abstract: 8 channel audio amplifier circuit diagram headphone audio amplifier pop reduction circuit MAX9890 MAX9890A MAX9890AEBL-T MAX9890AETA MAX9890BEBL-T MAX9890BETA
    Text: 19-2932; Rev 2; 5/04 KIT ATION EVALU E L B AVAILA Audio Click-Pop Suppressor The MAX9890 provides click-and-pop suppression for devices such as CODECs with integrated headphone amplifiers that lack a clickless/popless startup/powerup or shutdown/power-down. The device controls the


    Original
    PDF MAX9890 MAX9890A 200ms MAX9890B 330ms MO229 T1433-1 T1433-2 DVD player circuit diagram 8 channel audio amplifier circuit diagram headphone audio amplifier pop reduction circuit MAX9890AEBL-T MAX9890AETA MAX9890BEBL-T MAX9890BETA

    LM95221

    Abstract: ADC083000 ADC08B3000 ADC08D1500
    Text: National Semiconductor Application Note 1727 Robbie Shergill March 6, 2008 1.0 Introduction The user does this by holding the CAL pin high during powerup and keeping it high for as long a delay as desired. The device will wait until the CAL pin is cycled low and then high


    Original
    PDF AN-1727 LM95221 ADC083000 ADC08B3000 ADC08D1500

    Untitled

    Abstract: No abstract text available
    Text: 19-2932; Rev 1; 1/04 Audio Click-Pop Suppressor The MAX9890 provides click-and-pop suppression for devices such as CODECs with integrated headphone amplifiers that lack a clickless/popless startup/powerup or shutdown/power-down. The device controls the ramping of the DC bias voltage on the output-coupling


    Original
    PDF MAX9890 MAX9890A 200ms MAX9890B 330ms MO229

    QFN-8 RF

    Abstract: SMD Marking Code Microchip mcp621 20100N MCP622
    Text: MCP621/2/4/5/9 20 MHz, 2.5 mA Op Amps with mCal Features: Description: • • • • • • • • • The Microchip Technology, Inc. MCP621/2/4/5/9 family of operational amplifiers features low offset. At powerup, these op amps are self-calibrated using mCal.


    Original
    PDF MCP621/2/4/5/9 MCP621/2/4/5/9 DS22188B-page QFN-8 RF SMD Marking Code Microchip mcp621 20100N MCP622

    54SX72

    Abstract: CERAMIC PIN GRID ARRAY 144 pins blown fuse A2-A20 A54SX16A
    Text: A d van ced v.1 54SXA Family FPGAs Specifications Output Tristate at Powerup • 8,000 to 72,000 Available Logic Gates • 100% Resource Utilization with 100% Pin Locking • Up to 360 User-Programmable I/O Pins • 4,024 Flip-Flops • 2.5V, 3.3V, and 5.0V Mixed Voltage Operation with


    Original
    PDF 54SXA A54SX32A 54SX72 CERAMIC PIN GRID ARRAY 144 pins blown fuse A2-A20 A54SX16A

    K9K1G08U0M-YCB0

    Abstract: IC 4093 K9K1G08U0M K9K1G08U0M-YIB0
    Text: FLASH MEMORY K9K1G08U0M Document Title 128M x 8 Bit NAND Flash Memory Revision History History Draft Date 0.0 0.1 1. Initial issue 1.[Page 31] device code 76h -> device code (79h) Apr. 7th 2001 Jul. 3rd 2001 0.2 1.Powerup sequence is added : Recovery time of minimum 1µs is required before internal circuit gets


    Original
    PDF K9K1G08U0M Page28] 48-Pin 1220F 047MAX K9K1G08U0M-YCB0 IC 4093 K9K1G08U0M K9K1G08U0M-YIB0

    M25PXX

    Abstract: spi flash m25pxx LVCMOS33
    Text: LatticeECP/EC sysCONFIG Usage Guide September 2008 Technical Note TN1053 Introduction The memory in LatticeECP and LatticeEC™ FPGAs is built using volatile SRAM. When the power is removed, the SRAM cells lose their contents. A supporting non-volatile memory is required to configure the device on powerup and at any time the device needs to be updated. The LatticeECP/EC devices support a sysCONFIG™ interface


    Original
    PDF TN1053 M25PXX spi flash m25pxx LVCMOS33

    dp74038

    Abstract: 16550AF S6522 ns16550afn NS16450 CD 4060 internal circuit
    Text: NS16550AF JOT National JlA Sem iconductor NS16550AF Universal Asynchronous Receiver/Transmitter with FIFOst General Description Features The NS16550AF is an improved version of the NS16450 Universal Asynchronous Receiver/Transmitter UART . Functionally identical to the NS16450 on powerup (CHAR­


    OCR Scan
    PDF NS16550AF NS16450 RS-232 1/4DS1488f 1/4DS1488. 1/4DS1488 1/4DS1489 dp74038 16550AF S6522 ns16550afn CD 4060 internal circuit

    WD16C450

    Abstract: circuit diagram of rc transmitter and receiver 44-PIN DS1488 NS16550A Q-MATIC
    Text: INTRODUCTION 1.0 INTRODUCTION 1.1 DESCRIPTION WD16C550 The WD16C550 is an enhanced programmable Asynchronous Communications Element ACE fabricated in CMOS silicon gate technology. The WD16C550 is fully compatible to the National NS16550A. Upon powerup the WD16C550 is func­


    OCR Scan
    PDF WD16C550 WD16C550 NS16550A. WD16C450 32-bit 16-byte 40-PIN WD16C450 circuit diagram of rc transmitter and receiver 44-PIN DS1488 NS16550A Q-MATIC

    Q-MATIC

    Abstract: D06TR
    Text: WD16C550 INTRODUCTION 1.0 INTRODUCTION 1.1 DESCRIPTION The WD16C550 is an enhanced programmable Asynchronous Communications Element ACE fabricated in CMOS silicon gate technology. The WD16C550 is fully compatible to the National NS16550A. Upon powerup the WD16C550 is func­


    OCR Scan
    PDF WD16C550 40-Pin 44-Pin WD16C550 NS16550A. WD16C450 Q-MATIC D06TR

    NS16550AF

    Abstract: No abstract text available
    Text: NS16550AF VWANational w it Semiconductor NS16550AF Universal Asynchronous Receiver/Transmitter with FIFOst General Description Features The NS16550AF is an improved version of the NS16450 Universal Asynchronous Receiver/Transmitter UART . Functionally identical to the NS16450 on powerup (CHAR­


    OCR Scan
    PDF NS16550AF NS16550AF NS16450 1/4DS1488 1/4DS1489 TL/C/8652-22 JV0SS91SN

    Untitled

    Abstract: No abstract text available
    Text: NS16550AF National Semiconductor NS16550AF Universal Asynchronous Receiver/Transmitter with FIFOst G e n e ra l D e s c rip tio n F e a tu re s The NS16550AF is an improved version of the NS16450 Universal Asynchronous Receiver/Transmitter UART . Functionally identical to the NS16450 on powerup (CHAR­


    OCR Scan
    PDF NS16550AF NS16550AF NS16450 NS16450 TL/C/8SS2-24 6550A

    MAX791CPE

    Abstract: No abstract text available
    Text: «OV 5 1992 19-0075: Rev 0: 9/92 > 1 /1 > J X I > 1 /1 M icroprocessor Supervisory C ircuit The MAX791 com es in 16-pin DIP and narrow SO packages and provides the following functions: 1 iP reset - RESET output is asserted during powerup, power-dow n, and brow nout conditions, and is


    OCR Scan
    PDF MAX791 16-pin 200ms 250mA MAX791CPE

    8 pin DIP IC 1251

    Abstract: rkm transistor rkm 27 transistor MAX791
    Text: 19-0075; Rev 2; 5/93 M icroprocessor Supervisory C ircu it The MAX791 comes in 16-pin DIP and narrow SO pack­ ages and provides the following functions: 1 nP reset - RESET output is asserted during powerup, power-down, and brownout conditions, and is guaranteed to be in the correct state for V cc down


    OCR Scan
    PDF MAX791 250mA 16-pin MAX690A MAX691A MAX692A MAX693A MAX696 8 pin DIP IC 1251 rkm transistor rkm 27 transistor

    Untitled

    Abstract: No abstract text available
    Text: J V \ J V A \ J V \ AC To DC R eg u lato r 1 1 0 /2 2 0 VAC To 5 .0 V D C _Applications The MAX610 family is ideal for applications where size, weight, component count, and cost of 1/2 watt power supplies must be reduced. The reliable powerup reset


    OCR Scan
    PDF MAX610 MAX610 110/220VAC MAX611 AX611