Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PMA LAYER Search Results

    PMA LAYER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    PXAC37KFBD/00 Rochester Electronics LLC PXAC37 - XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller Visit Rochester Electronics LLC Buy
    C467 Coilcraft Inc Designer's Kit, SLC/SLR, SM power inductors, RoHS Visit Coilcraft Inc
    CCE4502 CC 3.3L-QFN Renesas Electronics Corporation IO-Link Device Phy with Integrated Frame Handler Visit Renesas Electronics Corporation
    CCE4502 CC 5B-CSP Renesas Electronics Corporation IO-Link Device Phy with Integrated Frame Handler Visit Renesas Electronics Corporation
    CCE4502 CC 5L-QFN Renesas Electronics Corporation IO-Link Device Phy with Integrated Frame Handler Visit Renesas Electronics Corporation

    PMA LAYER Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Virtex-7 serdes

    Abstract: virtex-7 virtex7 kintex7 ucf file MDIO clause 45 specification MDIO clause 45 kintex7 10G Ethernet MAC 10GBASE-R xilinx virtex 5 mac 1.3
    Text: LogiCORE IP 10-Gigabit Ethernet PCS/PMA v2.2 DS739 October 19, 2011 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP 10-Gigabit Ethernet PCS/PMA core forms a seamless interface between the Xilinx 10-Gigabit Ethernet Media Access Controller MAC


    Original     		PDF 10-Gigabit DS739 10GBASE-R Virtex-7 serdes virtex-7 virtex7 kintex7 ucf file MDIO clause 45 specification MDIO clause 45 kintex7 10G Ethernet MAC xilinx virtex 5 mac 1.3

    ENG-46158

    Abstract: verilog hdl code for traffic light control traffic light controller vhdl coding IEEE 802.3 Clause 38 vhdl code for ethernet mac spartan 3 verilog coding using instantiations 1000BASE-X sgmii xilinx 1000BASE-LX GTX 460
    Text: Ethernet 1000BASE-X PCS/PMA or SGMII v10.3 DS264 September 16, 2009 Product Specification Introduction LogiCORE IP Facts Core Specifics The LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII core provides a flexible solution for connection to an Ethernet Media Access Controller MAC or


    Original     		PDF 1000BASE-X DS264 1000BASE-X ENG-46158 verilog hdl code for traffic light control traffic light controller vhdl coding IEEE 802.3 Clause 38 vhdl code for ethernet mac spartan 3 verilog coding using instantiations sgmii xilinx 1000BASE-LX GTX 460

    10Gbase-kr backplane connector

    Abstract: Virtex-7 serdes virtex-7 Auto-Negotiation 10Gbase kr
    Text: LogiCORE IP 10-Gigabit Ethernet PCS/PMA v2.3 DS739 April 24, 2012 Product Specification Introduction The LogiCORE IP 10-Gigabit Ethernet Physical Coding Sublayer/Physical Medium Attachment PCS/PMA core forms a seamless interface between the Xilinx 10-Gigabit Ethernet Media Access


    Original     		PDF 10-Gigabit DS739 10GBASE-KR 10GBASE-R 10Gbase-kr backplane connector Virtex-7 serdes virtex-7 Auto-Negotiation 10Gbase kr

    sgmii specification ieee

    Abstract: ENG-46158 virtex-7 1000BASE-X sfp sgmii traffic light controller vhdl coding verilog hdl code for traffic light control ISERDES SPARTAN 6 ethernet vhdl ethernet spartan 3a vhdl ethernet spartan 3e
    Text: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.2 DS264 January 18, 2012 Product Specification Introduction The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access


    Original     		PDF 1000BASE-X DS264 ENG-46158) sgmii specification ieee ENG-46158 virtex-7 1000BASE-X sfp sgmii traffic light controller vhdl coding verilog hdl code for traffic light control ISERDES SPARTAN 6 ethernet vhdl ethernet spartan 3a vhdl ethernet spartan 3e

    traffic light controller vhdl coding

    Abstract: ENG-46158 1000BASE-X sfp sgmii sgmii specification ieee 1000base-x xilinx verilog code for 10 gb ethernet vhdl code for mac transmitter vhdl code for ethernet mac spartan 3 gtx 970 verilog hdl code for traffic light control
    Text: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.3 DS264 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access


    Original     		PDF 1000BASE-X DS264 ENG-46158) traffic light controller vhdl coding ENG-46158 1000BASE-X sfp sgmii sgmii specification ieee 1000base-x xilinx verilog code for 10 gb ethernet vhdl code for mac transmitter vhdl code for ethernet mac spartan 3 gtx 970 verilog hdl code for traffic light control

    MDIO clause 45 specification

    Abstract: Virtex-7 serdes xilinx tcp vhdl MDIO 10G Ethernet MAC virtex 5 ddr data path virtex7 xilinx kintex virtex-7 kintex 7
    Text: LogiCORE IP 10-Gigabit Ethernet PCS/PMA v2.1 DS739 March 1, 2011 Product Specification Introduction The LogiCORE IP 10-Gigabit Ethernet PCS/PMA core forms a seamless interface between the Xilinx 10-Gigabit Ethernet Media Access Controller MAC and a 10 Gb/s-capable PHY, enabling the design of


    Original     		PDF 10-Gigabit DS739 10-Gigabit 10GBASE-R MDIO clause 45 specification Virtex-7 serdes xilinx tcp vhdl MDIO 10G Ethernet MAC virtex 5 ddr data path virtex7 xilinx kintex virtex-7 kintex 7

    sgmii xilinx

    Abstract: traffic light controller vhdl coding sgmii sfp virtex IEEE 802.3 Clause 38 vhdl code for ethernet mac spartan 3 ENG-46158 1000BASE-X IEEE 802.3 Clause 39 VHDL code for traffic light controller sgmii mode sfp
    Text: Ethernet 1000BASE-X PCS/PMA or SGMII v10.2 DS264 June 24, 2009 Product Specification Introduction LogiCORE IP Facts Core Specifics The LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII core provides a flexible solution for connection to an Ethernet Media Access Controller MAC or


    Original     		PDF 1000BASE-X DS264 1000BASE-X ENG-46158) sgmii xilinx traffic light controller vhdl coding sgmii sfp virtex IEEE 802.3 Clause 38 vhdl code for ethernet mac spartan 3 ENG-46158 IEEE 802.3 Clause 39 VHDL code for traffic light controller sgmii mode sfp

    Myson MTD972

    Abstract: 10BASET 20MHZ MTD972 1b.9 MYSON TECHNOLOGY
    Text: MTD972 Preliminary MYSON TECHNOLOGY 100BaseTX PCS/PMA FEATURES • · · · · · · · · · · IEEE 802.3 10BaseT and 802.3u 100BaseTx compliant. MII interface with serial management. Auto negotiation compatible with next page capability. 100BaseTx PCS/PMA function with on-chip clock generation and recovery.


    Original     		PDF MTD972 100BaseTX 10BaseT 100Mbs 10Mbps Myson MTD972 20MHZ MTD972 1b.9 MYSON TECHNOLOGY

    VSC8486

    Abstract: VSC7980 VSC7982 XFP extender BOARD VSC8486 Datasheet VSC9138 xaui VSC7323 VSC7978 VSC8239
    Text: ETHERNET PRODUCTS VSC8486 10 Gbps XAUI or XGMII to XFI LAN/WAN Transceiver BLOCK DIAGRAM: 32 x 311 Mbps XGXS Encode XFI/SFI eWIS Generator PMA DMUX PCS / ePCS Decode eWIS Monitor LAN Mode: 1 × 10.3125 Gbps WAN Mode: 1 × 9.9533 Gbps PMA MUX PCS / ePCS Encode


    Original     		PDF VSC8486 VSC8486 VSC7980 VSC7982 XFP extender BOARD VSC8486 Datasheet VSC9138 xaui VSC7323 VSC7978 VSC8239

    100BASE-TX

    Abstract: IEEE 802.3 10BaseT 10BASET Century Semiconductor SERT10 manchester encoder REF10 CS6501 nrz to nrzi decoder ADAPTIVE EQUALIZER DE-SCRAMBLE
    Text: Century Semiconductor Inc. CS6501 10/100Mbps Fast Ethernet PHY GENERAL DESCRIPTION FEATURES CS6501 integrates all physical layer functions for 10/100 Ethernet applications. This includes the functions of 100BaseTX’s PCS, PMA and PMD layers, 10BaseT’s transceiver, and


    Original     		PDF CS6501 10/100Mbps CS6501 100BaseTX 10BaseT 25MHz IEEE802 100BaseTX 100BASE-TX IEEE 802.3 10BaseT Century Semiconductor SERT10 manchester encoder REF10 nrz to nrzi decoder ADAPTIVE EQUALIZER DE-SCRAMBLE

    bel s558

    Abstract: KS8761 nrzi to nrz circuit diagram st6122 decchip 21143
    Text: KS8761 – 10/100 PHY Introduction The KS8761 is a 10/100BaseTX Physical Layer Transceiver which provides a 5B symbol interface to the transmit and receive data. It contains the 100BaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer


    Original     		PDF KS8761 KS8761 10/100BaseTX 100BaseTX 10BaseT KS8761. TCK25 bel s558 nrzi to nrz circuit diagram st6122 decchip 21143

    KS8761

    Abstract: decchip RD10P 10BASET decchip 21143
    Text: KS8761 – 10/100 PHY Introduction The KS8761 is a 10/100BaseTX Physical Layer Transceiver which provides a 5B symbol interface to the transmit and receive data. It contains the 100BaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer


    Original     		PDF KS8761 KS8761 10/100BaseTX 100BaseTX 10BaseT KS8761. 100BaseTX 10BaseT RD10P decchip RD10P decchip 21143

    KS8761

    Abstract: mercury magnetics output transformer decchip 21143 RD10P mercury magnetics power transformer
    Text: KS8761 – 10/100 PHY Introduction The KS8761 is a 10/100BaseTX Physical Layer Transceiver which provides a 5B symbol interface to the transmit and receive data. It contains the 100BaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer


    Original     		PDF KS8761 KS8761 10/100BaseTX 100BaseTX 10BaseT KS8761. 100BaseTX 10BaseT RD10P mercury magnetics output transformer decchip 21143 RD10P mercury magnetics power transformer

    k241

    Abstract: 1000BASE-X h17c 8HBC
    Text: 6. GIGE Mode SGX52006-1.2 Introduction The Gigabit Ethernet GIGE mode in Stratix GX devices supports a subset of the IEEE GIGE standard. Stratix GX devices have Physical Coding Sub-layer (PCS) functions and Physical Medium Attachment (PMA) functions as Hard Intellectual Property (IP).


    Original     		PDF SGX52006-1 8B/10B 10-bit k241 1000BASE-X h17c 8HBC

    PMD 1000

    Abstract: pmd1000 Arria GX alt2gxb AGX52002-1
    Text: 2. Arria GX Transceiver Protocol Support and Additional Features AGX52002-1.2 Introduction Arria GX transceivers have dedicated physical coding sublayer PCS and physical media attachment (PMA) circuitry to support PCI Express (PIPE), Gigabit Ethernet (GIGE), and Serial RapidIO™ protocols.


    Original     		PDF AGX52002-1 8B/10B 25Gbps) PMD 1000 pmd1000 Arria GX alt2gxb

    clock generator using ic 555

    Abstract: 8B10B ORT82G5 TCLD0110G TETH0110G TMOD0110G TTIA0110G encoder gbit 4X CMU clock mhz
    Text: Product Brief September 2001 TETH0110G 10 Gbit/s Ethernet Serial LAN PHY Features • ■ ■ ■ Overview The TETH0110G is a physical layer device that implements the physical coding sublayer PCS and physical media attachment (PMA) functions for an IEEE 802.3ae 10 Gbit/s Ethernet serial local area


    Original     		PDF TETH0110G amp0-712-4106) PB01-150HSPL PB01-070HSPL) clock generator using ic 555 8B10B ORT82G5 TCLD0110G TMOD0110G TTIA0110G encoder gbit 4X CMU clock mhz

    4000 SERIES

    Abstract: IEC 68-2-6 Vibration
    Text: PMA 4000 Series DC/DC regulators Input 3.0 - 3.6V Output up to 12A/21.6W Key Features • Surface mountable • Low profile, max 8.5mm 0.33 in • High efficiency • Low weight • Designed for Environment, DfE • Lead-free / Bromine-free • Robust design


    Original     		PDF 2A/21 SE-141 4000 SERIES IEC 68-2-6 Vibration

    1000BASE-X

    Abstract: vhdl code for defer block coding in mac transmitter verilog code for mdio protocol verilog code for MII phy interface DS200 xip2150 xilinx tcp vhdl
    Text: zozo 1-Gigabit Ethernet MAC Core with PCS/PMA Sublayers 1000BASE-X or GMII v3.0 R DS200 (v1.1) April 30, 2003 Product Specification Features • LogiCORE Facts Single-speed 1-gigabit-per-second Ethernet Media Access Controller (MAC) Core Specifics •


    Original     		PDF 1000BASE-X) DS200 1000BASE-X vhdl code for defer block coding in mac transmitter verilog code for mdio protocol verilog code for MII phy interface DS200 xip2150 xilinx tcp vhdl

    Untitled

    Abstract: No abstract text available
    Text: 4 Transceiver Configurations in Stratix V Devices 2013.05.06 SV52005 Subscribe Feedback Stratix V devices have a dedicated transceiver physical coding sublayer PCS and physical medium attachment (PMA) circuitry. To implement a protocol, use a PHY IP listed in Table 4-1.


    Original     		PDF SV52005 10GBASE-R 10GBASE-KR

    hd-SDI deserializer LVDS

    Abstract: PMD 1000 digital clock notes SDI SERIALIZER AGX52002-2 pmd1000
    Text: 2. Arria GX Transceiver Protocol Support and Additional Features AGX52002-2.0 Introduction Arria GX transceivers have a dedicated physical coding sublayer PCS and physical media attachment (PMA) circuitry to support PCI Express (PIPE), Gigabit Ethernet (GIGE), and Serial RapidIO protocols.


    Original     		PDF AGX52002-2 8B/10B 25Gbps) hd-SDI deserializer LVDS PMD 1000 digital clock notes SDI SERIALIZER pmd1000

    LIF 10R

    Abstract: No abstract text available
    Text: QS6611 PRELIMINARY 10/100BaseTX . i t Symbol Transceiver Q ~ QS6611 FEATURES DESCRIPTION • The QS6611 is a highly integrated, 10OBaseTX trans­ ceiver implementing the 100BaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer functions. Designed to minimize ex­


    OCR Scan     		PDF QS6611 10/100BaseTX QS6611 120mA 10BaseT, 100mA 100BaseT AM78965/6 NS83223 10BaseT LIF 10R

    Untitled

    Abstract: No abstract text available
    Text: QS6611 PRELIMINARY 10/1 OOBaseTX _ . Symbol Transceiver Q QS6611 FEATURES DESCRIPTION • The QS6611 is a highly integrated, 10OBaseTX trans­ ceiver implementing the 10OBaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer functions. Designed to minimize ex­


    OCR Scan     		PDF QS6611 QS6611 10OBaseTX 10BaseT 10OMb/s MDSN-0001

    vhdl code for scrambler descrambler

    Abstract: DNCX04
    Text: Data Sheet January 1997 microelectronics group Lucent Technologies Bell Labs Innovations DNCX07 100Base-X Fast Ethernet PCS ASIC Macrocell Features • Compatible with the following IEEE' 802.3u 10OBase-T standard sections — PCS, autonegotiation, PMA, management, and


    OCR Scan     		PDF DNCX07 100Base-X 10OBase-T DNCX05) DNCX04) DNCX06) DS97-029ASIC DS96-202ASIC) vhdl code for scrambler descrambler DNCX04

    nrzi

    Abstract: NS83223 QS6611 QS6611QF QS6611TF RJ45-8
    Text: QS6611 PRELIMINARY 10/1 OOBaseTX _ . Symbol Transceiver Q ^ QS6611 F EA T U R E S DESCRIPTION • The QS6611 is a highly integrated, 10OBaseTX trans­ ceiver implementing the 10OBaseTX Physical Medium Attachment PMA and Physical Medium Dependent (PMD) sub-layer functions. Designed to minimize ex­


    OCR Scan     		PDF QS6611 QS6611 120mA 10BaseT, 100mA 10OBaseT AM78965/6 NS83223 10BaseT nrzi NS83223 QS6611QF QS6611TF RJ45-8