Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    O119 Search Results

    SF Impression Pixel

    O119 Price and Stock

    SRA Soldering Products AO1198

    HOT AIR REWORK NOZZLE #1198 STRA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AO1198 Box 7 1
    • 1 $7.5
    • 10 $7.5
    • 100 $7.5
    • 1000 $7.5
    • 10000 $7.5
    		Buy Now

    SRA Soldering Products AO1194

    HOT AIR REWORK NOZZLE #1194 STRA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AO1194 Box 7 1
    • 1 $7.99
    • 10 $7.99
    • 100 $7.99
    • 1000 $7.99
    • 10000 $7.99
    		Buy Now

    SRA Soldering Products AO1195

    HOT AIR REWORK NOZZLE # 1195 STR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AO1195 Box 2 1
    • 1 $7.99
    • 10 $7.99
    • 100 $7.99
    • 1000 $7.99
    • 10000 $7.99
    		Buy Now

    SRA Soldering Products AO1197

    HOT AIR REWORK NOZZLE #1197 STRA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AO1197 Box 1 1
    • 1 $7.5
    • 10 $7.5
    • 100 $7.5
    • 1000 $7.5
    • 10000 $7.5
    		Buy Now

    SRA Soldering Products AO1196

    HOT AIR REWORK NOZZLE #1196 STRA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey AO1196 Box 1 1
    • 1 $7.5
    • 10 $7.5
    • 100 $7.5
    • 1000 $7.5
    • 10000 $7.5
    		Buy Now
    Find more O119 price and stock on Findchips.com

    O119 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CY37384

    Abstract: CY37384V
    Text: PRELIMINARY CY37384 UltraLogic 384-Macrocell ISR™ CPLD — tS = 5.5 ns Features • 384 macrocells in 24 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • • • • • • • — Design changes don’t cause pinout changes


    Original     		PDF CY37384 384-Macrocell CY37384 CY37384V

    MSM6778

    Abstract: MSM6778AV-Z-01
    Text: Dear customers, About the change in the name such as "Oki Electric Industry Co. Ltd." and "OKI" in documents to OKI Semiconductor Co., Ltd. The semiconductor business of Oki Electric Industry Co., Ltd. was succeeded to OKI Semiconductor Co., Ltd. on October 1, 2008.


    Original     		PDF MSM6778 MSM6778 MSM6778AV-Z-01

    d4184

    Abstract: transistor N14 193 atmel application note AT6002 AT6003 AT6005 AT6010
    Text: Features • High-performance • • • • • • • • • – System Speeds > 100 MHz – Flip-flop Toggle Rates > 250 MHz – 1.2 ns/1.5 ns Input Delay – 3.0 ns/6.0 ns Output Delay Up to 204 User I/Os Thousands of Registers Cache Logic Design


    Original     		PDF 0264F 10/99/xM d4184 transistor N14 193 atmel application note AT6002 AT6003 AT6005 AT6010

    65x2

    Abstract: SED1530DAA SED1530T SED1530 SED1530D0 SED1530DA SED1530DF SED1531 SED1531D0 SED1532
    Text: PF777-03 Series SED1530SED1530 Series Dot Matrix LCD Controller Driver SSC5000Series ● Ultra Low Power Consumption ● Built-in Power Supply Circuit for LCD ● 133 Driver Output • DESCRIPTION The SED1530 series is a single-chip LCD driver for dot-matrix liquid crystal displays LCD’s which is directly


    Original     		PDF PF777-03 SED1530 SSC5000Series 65x2 SED1530DAA SED1530T SED1530D0 SED1530DA SED1530DF SED1531 SED1531D0 SED1532

    3M-2520-6002-UG

    Abstract: TNETX3100 HF70ACB453215T MAX232ACSE 4Mbit eeprom DIAMONDBACK TNETX4090 TNETX3110 TNETX3150 "Spanning Tree"
    Text: Diamondback Management Card Schematic Description and Schematics APPLICATION REPORT: SPWA033 World Wide Broadband Access Group LAN Products May 1999 IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or to discontinue any product or service without notice, and advise


    Original     		PDF SPWA033 HF70ACB453215-T LU60287CT LU60281CT TPS3823-50 TPS3823-33 50VOK 33VOK PTS645TL50 3M-2520-6002-UG TNETX3100 HF70ACB453215T MAX232ACSE 4Mbit eeprom DIAMONDBACK TNETX4090 TNETX3110 TNETX3150 "Spanning Tree"

    K 3673

    Abstract: 3673 SN 46 LS 46 LC4103 LC4103C LC4103TAB-01 LC4103TAB-02
    Text: * Ordering number:ENN 5193B CMOS P-sub LC4103TAB-01, 4103TAB-02, 4103C STN LCD Dot Matrix Common Driver Preliminary Overview The LC4103 is a common driver IC for large-scale dot matrix LCD displays, It includes a 160-bit bidirectional shift register and 4-level LCD drivers. The number of bits can


    Original     		PDF 5193B LC4103TAB-01, 4103TAB-02, 4103C LC4103 160-bit LC4104 200kHz K 3673 3673 SN 46 LS 46 LC4103C LC4103TAB-01 LC4103TAB-02

    5d3 diode

    Abstract: 6B15 7b12 MACH Programmer transistor 7B12 2D15 PAL 007 A power generator control circuit schematic 1C12 5D10
    Text: MACH 5 CPLD Family I MAC ncludes H Adv anc 5A Fam e In form ily atio n Fifth Generation MACH Architecture FEATURES ◆ High logic densities and I/Os for increased logic integration ◆ ◆ ◆ ◆ ◆ ◆ ◆ — 128 to 512 macrocell densities — 68 to 256 I/Os


    Original     		PDF switLV-256/160 M5A3-256/160 M5A3-192/120 M5LV-256/68 M5A3-256/68 M5LV-512/256-7AC-10AI. 5d3 diode 6B15 7b12 MACH Programmer transistor 7B12 2D15 PAL 007 A power generator control circuit schematic 1C12 5D10

    ic 4040

    Abstract: 4040 cmos ci 4040 cmos 4040 stv 4325 O129-O135 PD16707 4040
    Text: お客様各位 カタログ等資料中の旧社名の扱いについて 2010 年 4 月 1 日を以って NEC エレクトロニクス株式会社及び株式会社ルネサステクノロジ が合併し両社の全ての事業が当社に承継されております。従いまして、本資料中には旧社


    Original     		PDF PD16707 PD16707 VDD2-VEE40 PD16707P PD16707N-xxx S16411JJ1V0DS00 200/index PD16707N-xxxTCP SUMIZAC1003 S16411JJ1V0DS ic 4040 4040 cmos ci 4040 cmos 4040 stv 4325 O129-O135 4040

    Untitled

    Abstract: No abstract text available
    Text: fax id: 6150 PRELIMINARY Ultra37192 UltraLogic 192-Macrocell ISR™ CPLD Features • • • • • • • • • • • 192 macrocells in twelve logic blocks • In-System Reprogrammable ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes


    Original     		PDF Ultra37192 192-Macrocell IEEE1149 160-pin

    tlp 453

    Abstract: No abstract text available
    Text: fax id: 6151 PRELIMINARY Ultra37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 10 ns Features — tS = 5.5 ns • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — 3.3V ISR • • • • • • • • • — 5V tolerant


    Original     		PDF Ultra37192V 192-Macrocell IEEE1149 tlp 453

    2A299

    Abstract: HP3070 MArking 3A5 AMD CPLD Mach 1 to 5 MACH5-256
    Text: MACH 5 FAMILY 1 FINAL COM’L: -7/10/12/15 IND: -10/12/15/20 MACH5-256 MACH5-256/68-7/10/12/15 MACH5-256/120-7/10/12/15 MACH5-256/104-7/10/12/15 MACH5-256/160-7/10/12/15 Fifth Generation MACH Architecture DISTINCTIVE CHARACTERISTICS ◆ Fifth generation MACH architecture


    Original     		PDF MACH5-256 MACH5-256/68-7/10/12/15 MACH5-256/120-7/10/12/15 MACH5-256/104-7/10/12/15 MACH5-256/160-7/10/12/15 16-038-PQR-1 PRH208 MACH5-256/XXX-7/10/12/15 2A299 HP3070 MArking 3A5 AMD CPLD Mach 1 to 5 MACH5-256

    MACH4 cpld amd

    Abstract: mach 1 family amd HP3070
    Text: MACH 4 FAMILY 1 MACH 4 Family High Performance EE CMOS Programmable Logic With Maximum Ease Of Use DISTINCTIVE CHARACTERISTICS ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ MACH 4 Family ◆ High-performance, EE CMOS CPLD family SpeedLocking for guaranteed fixed timing -7/10/12/15 ns tPD


    Original     		PDF 16-038-PQR-1 PRH208 MACH4 cpld amd mach 1 family amd HP3070

    marking 3B3

    Abstract: 32V16 mach 1 family amd 3A10 MC5C1 MACH5 cpld amd
    Text: PRELIMINARY COM’L: -7/10/12/15 IND: -10/12/15/20 The MACH5-256 MACH5-256/68-7/10/12/15/20 MACH5-256/104-7/10/12/15/20 MACH5-256/120-7/10/12/15/20 MACH5-256/160-7/10/12/15/20 Fifth Generation MACH Architecture DISTINCTIVE CHARACTERISTICS • Fifth generation MACH architecture


    Original     		PDF MACH5-256 MACH5-256/68-7/10/12/15/20 MACH5-256/104-7/10/12/15/20 MACH5-256/120-7/10/12/15/20 MACH5-256/160-7/10/12/15/20 32V16" 16-038-PQR-1 PQR208 MACH5-256/XXX-7/10/12/15 marking 3B3 32V16 mach 1 family amd 3A10 MC5C1 MACH5 cpld amd

    Untitled

    Abstract: No abstract text available
    Text: 1 MACH 5 FAMILY MACH 5 Family Fifth Generation MACH Architecture DISTINCTIVE CHARACTERISTICS ◆ ◆ ◆ ◆ ◆ ◆ ◆ Publication# 20446 Amendment/0 Rev: D Issue Date: August 1997 MACH 5 Family ◆ Fifth generation MACH architecture — 100% routable


    Original     		PDF 16-038-BGD352-1 DT106

    MC189

    Abstract: 9300 4b10 2D15 marking 1A15 HP 3D6 1b61a0 MACH5-320 ae 4b15
    Text: MACH 5 FAMILY 1 FINAL COM’L:-7/10/12/15 IND:-10/12/15/20 MACH5-320/MACH5LV-320 MACH5-320/120-7/10/12/15 MACH5-320/192-7/10/12/15 MACH5LV-320/184-7/10/12/15 MACH5-320/160-7/10/12/15 MACH5LV-320/120-7/10/12/15 MACH5LV-320/192-7/10/12/15 MACH5-320/184-7/10/12/15


    Original     		PDF MACH5-320/MACH5LV-320 MACH5-320/120-7/10/12/15 MACH5-320/192-7/10/12/15 MACH5LV-320/184-7/10/12/15 MACH5-320/160-7/10/12/15 MACH5LV-320/120-7/10/12/15 MACH5LV-320/192-7/10/12/15 MACH5-320/184-7/10/12/15 MACH5LV-320/160-7/10/12/15 16-038-BGD256-1 MC189 9300 4b10 2D15 marking 1A15 HP 3D6 1b61a0 MACH5-320 ae 4b15

    CY37512

    Abstract: CY37512V
    Text: Back PRELIMINARY CY37512V UltraLogic 3.3V 512-Macrocell ISR™ CPLD — tPD = 15 ns Features • 512 macrocells in 32 logic blocks • 3.3V In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes


    Original     		PDF CY37512V 512-Macrocell CY37512 CY37512V

    CY37384

    Abstract: CY37384V cpld internal
    Text: Back PRELIMINARY CY37384V UltraLogic 3.3V 384-Macrocell ISR™ CPLD Features — tPD = 15 ns — tS = 8 ns • 384 macrocells in 24 logic blocks • 3.3V In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • • •


    Original     		PDF CY37384V 384-Macrocell CY37384 CY37384V cpld internal

    4D-13

    Abstract: HP 3D6 making 5A6 3d13 3D-14 5B7 Marking i 384
    Text: MACH 5 FAMILY X FINAL COM’L:-7/10/12/15 IND:-10/12/15/20 MACH5-384/MACH5LV-384 MACH5-384/120-7/10/12/15 MACH5-384/192-7/10/12/15 MACH5LV-384/184-7/10/12/15 MACH5-384/160-7/10/12/15 MACH5LV-384/120-7/10/12/15 MACH5LV-384/192-7/10/12/15 MACH5-384/184-7/10/12/15


    Original     		PDF MACH5-384/MACH5LV-384 MACH5-384/120-7/10/12/15 MACH5-384/192-7/10/12/15 MACH5LV-384/184-7/10/12/15 MACH5-384/160-7/10/12/15 MACH5LV-384/120-7/10/12/15 MACH5LV-384/192-7/10/12/15 MACH5-384/184-7/10/12/15 MACH5LV-384/160-7/10/12/15 16-038-BGD256-1 4D-13 HP 3D6 making 5A6 3d13 3D-14 5B7 Marking i 384

    HP3070

    Abstract: 1b13 107-2-A-12 MACH5 cpld amd
    Text: MACH 5 FAMILY 1 FINAL COM’L: -7/10/12/15 IND:-10/12/15/20 MACH5-192 MACH5-192/68-7/10/12/15 MACH5-192/104-7/10/12/15 MACH5-192/120-7/10/12/15 MACH5-192/160-7/10/12/15 Fifth Generation MACH Architecture DISTINCTIVE CHARACTERISTICS ◆ Fifth generation MACH architecture


    Original     		PDF MACH5-192 MACH5-192/68-7/10/12/15 MACH5-192/104-7/10/12/15 MACH5-192/120-7/10/12/15 MACH5-192/160-7/10/12/15 16-038-PQR-1 PQR208 MACH5-192/XXX-7/10/12/15 HP3070 1b13 107-2-A-12 MACH5 cpld amd

    CABGA

    Abstract: fpga JTAG Programmer Schematics AT17 AT40K AT94K AT94S AT94S05AL AT94S10AL AT94S40AL C16107
    Text: Features • Multichip Module Containing Field Programmable System Level Integrated Circuit • • • • • • • • • • • • • • • • • FPSLIC and Secure Configuration EEPROM Memory 512 Kbits to 1 Mbit of Configuration Memory with Security Protection and In-System


    Original     		PDF AT40K 2314D CABGA fpga JTAG Programmer Schematics AT17 AT94K AT94S AT94S05AL AT94S10AL AT94S40AL C16107

    gck451

    Abstract: 2818C AT40K AT40K05AL AT40K10AL AT40K20AL AT40K40AL AT40KAL XC4000 XC5200
    Text: Features • Ultra High Performance • • • • • • • • • • – System Speeds to 100 MHz – Array Multipliers > 50 MHz – 10 ns Flexible SRAM – Internal Tri-state Capability in Each Cell FreeRAM – Flexible, Single/Dual Port, Synchronous/Asynchronous 10 ns SRAM


    Original     		PDF XC4000, XC5200 2818C gck451 AT40K AT40K05AL AT40K10AL AT40K20AL AT40K40AL AT40KAL XC4000

    Untitled

    Abstract: No abstract text available
    Text: PRELIMINARY CY37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 12 ns Features — ts = 7 n s • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — tco = 6.5 ns Product-term clocking IEEE 1149.1 JTAG boundary scan Programmable slew rate control on individual l/Os


    OCR Scan     		PDF CY37192V 192-Macrocell 160-pin

    Untitled

    Abstract: No abstract text available
    Text: fax id: 6149 W CYPRESS Ultra37256V PRELIMINARY UltraLogic TM 256-Macrocell 3.3V ISR CPLD • Up to 192 1/Os — plus 5 dedicated inputs including 4 clock inputs Features • 256 macrocells in sixteen logic blocks • IEEE standard 3.3V operation — 3.3V ISR


    OCR Scan     		PDF Ultra37256V 256-Macrocell IEEE1149 160-pin 208-pin 256-lead Ultra37000

    Untitled

    Abstract: No abstract text available
    Text: fax id: 6140 CY7C375Ì :/ C Y P R E S S UltraLogic 128-Macrocell Flash CPLD Features • • • • Functional Description 128 macrocells in eight logic blocks 128 I/O pins 5 dedicated inputs including 4 clock pins In-System Reprogrammable ISR™ Flash technology


    OCR Scan     		PDF CY7C375Ì 128-Macrocell CY7C375i ASH370iTM ASH370i 22V10