Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MULTIPROCESSING Search Results

    MULTIPROCESSING Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original     		PDF SPEAr1310 64-bit DDR2-800/DDR3-1066 16/32y

    CAN BUS

    Abstract: ADSP-21160 virpt ADSP-21060
    Text:  08/7,352& 66,1* Table 10-0. Figure 10-0. Listing 10-0. 2YHUYLHZ The ADSP-21160 includes functionality and features that allow the design of multiprocessing DSP systems. These features include distributed, on-chip arbitration for the shared external bus; a unified


    Original     		PDF ADSP-21160 ADSP-21160s 75HJLVWHU6WDWXV ADSP-21160) CAN BUS virpt ADSP-21060

    interrupt in assembly for sharc

    Abstract: ASDP-21065L
    Text:  08/7,352& 66,1* Figure 7-0. Table 7-0. Listing 7-0. The processor includes functionality and features that enable users to design multiprocessing DSP systems. These features include • Distributed on-chip bus arbitration logic for bus mastership. This feature enables the processor to access external memory and the


    Original     		PDF ADSP-21065L ASDP-21065L interrupt in assembly for sharc

    BCM1250

    Abstract: RISC semaphore
    Text: WHITE PAPER Practical System Design and Debug Considerations for Multiprocessing in the Embedded Environment 16215 Alton Parkway • P.O. Box 57013 • Irvine, CA 92619-7013 • Phone: 949-450-8700 • Fax: 949-450-8710 MULTI-PRO-WP100-R 09/12/02 REVISION HISTORY


    Original     		PDF MULTI-PRO-WP100-R PaPRO-WP100-R BCM1250 RISC semaphore

    STP2016

    Abstract: SuperSPARC mbus 10 application STP2011 STP2016QFP mbus MCLK11 MOSC STP2012
    Text: STP2016 July 1997 Clock-2 Generator System Clock Generator DATA SHEET DESCRIPTION The STP2016 Clock-2 Chip generates clock signals for components on the SBus and MBus. The MBus and SBus are used by SPARC processors, such as SuperSPARC™. The MBus is designed for multiprocessing MP , operating at


    Original     		PDF STP2016 STP2016 64-bit PQFP100 100-Pin STP2016QFP SuperSPARC mbus 10 application STP2011 STP2016QFP mbus MCLK11 MOSC STP2012

    Untitled

    Abstract: No abstract text available
    Text: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original     		PDF SPEAr1310 64-bit DDR2-800/DDR3-1066 16/32y

    44-PIN

    Abstract: X5114 TCSCE
    Text: X5114 System Controller FEATURES DESCRIPTION • • • • • The X5114 is a single-chip system controller that is used in applications such as multiprocessing, telecommunications, data communications, cable systems, set top boxes, etc. The chip can implement features such as


    Original     		PDF X5114 X5114 44-PIN TCSCE

    8C502

    Abstract: 8C50-2 9c501 TMS320C25 TMS320C26 VME/8C502
    Text: VisionSmart Inc. 10367-59 Ave Edmonton, Alberta Canada T6H 1E7 403 435-7082 Fax: (403) 436-0963 e-mail [email protected] Company Background VisionSmart provides multiprocessing hardware for use in high-speed applications. VisionSmart has developed several DSP products for use in industrial-scanning applications, including scanning and processing for WEB processes. The products have been


    Original     		PDF

    6803 microprocessor

    Abstract: Sun UltraSparc ultrasparc 3 SUN MICROELECTRONICS register file UltraSPARC ii memory bandwidth
    Text: UltraSPARC II Microprocessor TM High-Performance, Highly-Scalable, Multiprocessing, 64-bit SPARC V9 RISC Microprocessor Placeholder for illustration or photo The UltraSPARC II processor microarchitecture is designed to provide up to 4-way glueless multiprocessing support


    Original     		PDF 64-bit 64-way PBN-0140-01 6803 microprocessor Sun UltraSparc ultrasparc 3 SUN MICROELECTRONICS register file UltraSPARC ii memory bandwidth

    Untitled

    Abstract: No abstract text available
    Text: SHARC Processor ADSP-21161N SUMMARY Integrated peripherals—integrated I/O processor, 1m bit onchip dual-ported SRAM, SDRAM controller, glueless multiprocessing features, and I/O ports serial, link, external bus, SPI, and JTAG ADSP-21161N supports 32-bit fixed, 32-bit float, and 40-bit


    Original     		PDF ADSP-21161N ADSP-21161N 32-bit 40-bit Hz/110 225-ball

    Artesyn Technologies

    Abstract: ARTESYN VME COnnector VxWorks artesyn vme heurikon idt 7931 VME64 EIA530 R4700
    Text: Evaluation & Reference Boards Artesyn Technologies Baja4700E MIPS-based VMEbus/PMC CPU Board for Real-Time Communication Applications Features Description ◆ IDT RISController 64-bit RC4700 processor in 175, and 200 MHz versions ◆ Optimized VME64 interface for high performance multiprocessing applications


    Original     		PDF Baja4700E 64-bit RC4700 VME64 32-bit Baja4700E D64A32) Artesyn Technologies ARTESYN VME COnnector VxWorks artesyn vme heurikon idt 7931 EIA530 R4700

    M-BUS

    Abstract: bus arbitration protocol how dsp is used in radar ADSP-21060 ADSP-21062
    Text: Multiprocessing 7.1 7 OVERVIEW The ADSP-2106x includes functionality and features that allow the design of multiprocessing DSP systems. These features include distributed on-chip arbitration for bus mastership and multiprocessor accesses of the internal memory and IOP registers of other ADSP-2106xs. The ADSP-2106x also has


    Original     		PDF ADSP-2106x ADSP-2106xs. ADSP-2106xs DATA47-0, ADDR31-0, ADSP-2106x 16-to-48 32-to-48 M-BUS bus arbitration protocol how dsp is used in radar ADSP-21060 ADSP-21062

    cortex a9 specification

    Abstract: Cortex A9 instruction set Dual-core ARM Cortex-A9 CPU spear1310 led matrix 16X32 china cortex a9 arm cortex a9 ARM v7 cortex a9 block diagram led matrix 16X32 axi compliant ddr3 controller
    Text: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original     		PDF SPEAr1310 64-bit DDR2-800/DDR3-1066 cortex a9 specification Cortex A9 instruction set Dual-core ARM Cortex-A9 CPU spear1310 led matrix 16X32 china cortex a9 arm cortex a9 ARM v7 cortex a9 block diagram led matrix 16X32 axi compliant ddr3 controller

    MPC604UMAD

    Abstract: MPC604
    Text: AN1291/D Motorola Order Number 9/96 Application Note Avoiding Multiprocessing Paradoxes with the PowerPC 604™ Microprocessor • The lwarx/stwcx. instructions may allow a kill bus operation without modifying the cache block • An lwarx reservation set bus operation may be broadcast without a valid cache


    Original     		PDF AN1291/D 604TM 604eTM MPC604UMAD/AD) MPC604UMAD MPC604

    ADSP-TS201 SDRAM

    Abstract: TigerSHARC DSP Instruction set specification ADSP-TS201
    Text: TigerSHARC Embedded Processor ADSP-TS202S a KEY FEATURES 1149.1 IEEE-compliant JTAG test access port for on-chip emulation On-chip arbitration for glueless multiprocessing 500 MHz, 2.0 ns instruction cycle rate 12M bits of internal—on-chip—DRAM memory


    Original     		PDF 576-ball) 32-bit 40-bit 64-bit 14-channel ADSP-TS202S BP-576 576-Ball ADSP-TS202SABP-050 ADSP-TS201 SDRAM TigerSHARC DSP Instruction set specification ADSP-TS201

    627M

    Abstract: sharc ADSP-21xxx general block diagram schottky k04 21161n PIN HEADER 4X1, 2.54 pitch Pin Header
    Text: S DSP Microcomputer ADSP-21161N a SUMMARY Integrated Peripherals—Integrated I/O Processor, 1 Mbit High Performance 32-Bit DSP—Applications in Audio, On-Chip Dual-Ported SRAM, SDRAM Controller, Medical, Military, Wireless Communications, Glueless Multiprocessing Features, and I/O Ports


    Original     		PDF ADSP-21161N 32-Bit ADSP-21161N 40-Bit MO-151. ADSP-21161NKCA-100 ADSP-21161NCCA-100 225-lead 627M sharc ADSP-21xxx general block diagram schottky k04 21161n PIN HEADER 4X1, 2.54 pitch Pin Header

    Untitled

    Abstract: No abstract text available
    Text: ATCA7365 SystemPak Application Ready Mobile Computing Platform The High Performance multiprocessing capability of Elma’s fully integrated ATCA platforms provides the processing power to meet Comm on the Move requirements, such as Datacenter Virtualization


    Original     		PDF ATCA7365

    UBICOM IP8000

    Abstract: ubicom IP8000 IP8500 UBICOM32 "NOR Flash controller" DDR3 controller android based android hardware dlna DMR
    Text: Ubicom IP8500 Multimedia Processor Family Multithreaded Processors Optimized for Networked Media IP8500 Processor Overview The Ubicom IP8500 processor family enables a broad range of high-performance, low-cost media applications for the demanding requirements of next-generation consumer electronics devices. Utilizing an advanced, multithreaded architecture optimized for the multiprocessing


    Original     		PDF IP8500 16-bit IP8000 UBICOM32 UBICOM IP8000 ubicom "NOR Flash controller" DDR3 controller android based android hardware dlna DMR

    STP2012

    Abstract: SuperSPARC STP2016QFP
    Text: STP2016 S un M ic r o e l e c t r o n ic s J u ly 1997 Clock-2 Generator DATA SHEET System Clock Generator D e s c r ip t io n The STP2016 Clock-2 Chip generates clock signals for components on the SBus and MBus. The MBus and SBus are used by SPARC processors, such as SuperSPARC™. The MBus is designed for multiprocessing MP , operating at


    OCR Scan     		PDF STP2016 STP2016 64-bit 100-Pin STP2016Q STP2012 SuperSPARC STP2016QFP

    Untitled

    Abstract: No abstract text available
    Text: 32K/64K X 9 CMOS PARALLEL IN-OUT FIFO MODULE FEATURES: First-In/First-Out memory module 64K x 9 IDT7M208 or 32K x 9 (IDT7M207) High speed: 20ns (max.) access time Asynchronous and sim ultaneous read and write Fully expandable: depth and/or width MASTER/SLAVE multiprocessing applications


    OCR Scan     		PDF 32K/64K IDT7M208) IDT7M207) IDT7M207 IDT7M208 IDT7205 IDT7206 IDT7205/6S IDT7205 IDT7206

    XX11X

    Abstract: 242690 Pentium Pro exfo 82453KX
    Text: PENTIUM PRO PROCESSOR WITH 1 MB L2 CACHE AT 200 MHZ • Large integrated cache for multiprocessing systems ■ ■ ■ Binary compatible with applications running on previous members of the Intel microprocessor family Separate dedicated external system bus, and dedicated internal full-speed


    OCR Scan     		PDF 32-bit XX11X 242690 Pentium Pro exfo 82453KX

    IAM5

    Abstract: IAM6
    Text: X 5114 UK System Controller FEATURES DESCRIPTION • • • • • The X5114 is a single-chip system controller that is used in applications such as multiprocessing, telecommunica­ tions, data communications, cable systems, set top boxes, etc. The chip can implement features such as


    OCR Scan     		PDF 44-Pin 48-Lead IAM5 IAM6

    CY7C605

    Abstract: CY7C602 Cy7C601 MADJ IrL 1520 N M-BUS CYM6003K
    Text: CYM6003K PRELIMINARY CYPRESS SEMICONDUCTOR Features • Complete SPARC CPU solution including cache — CY7C601 Integer Unit iU — CY7C602 Floating-Point Unit (FPU) — CY7C605 Cache Controller and Memory Management Unit for Multiprocessing (CMU - MP)


    OCR Scan     		PDF CYM6003K CY7C601 CY7C602 CY7C605 CY7C157 MADJ IrL 1520 N M-BUS CYM6003K

    mbus 10 application

    Abstract: STP2012 TP2018
    Text: S un M icroelectronics July 1997 Clock-2 Generator DATA SHEET System Clock Generator D e s c r ip t io n The STP2016 Clock-2 Chip generates clock signals for components on the SBus and MBus. The MBus and SBus are used by SPARC processors, such as SuperSPARC™. The MBus is designed for multiprocessing


    OCR Scan     		PDF STP2016 64-bit MCLK10 88S88g88 8S3885B 100-Pin mbus 10 application STP2012 TP2018