QFP PACKAGE thermal resistance
Abstract: 80960SA 80960SB N80960SB1 65A176 AD928
Text: 80960SB EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS • High-Performance Embedded Architecture ■ Built-in Interrupt Controller — 16 MIPS* Burst Execution at 16 MHz — 5 MIPS Sustained Execution at 16 MHz ■ 512-Byte On-Chip Instruction Cache
|
Original
|
PDF
|
80960SB
32-BIT
16-BIT
512-Byte
80960SA
80960SA
80960SB
QFP PACKAGE thermal resistance
N80960SB1
65A176
AD928
|
QFP PACKAGE thermal resistance
Abstract: 65a176 AD427 80960SA 80960SB x80960SB 272207 D010D
Text: 80960SB EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS • High-Performance Embedded Architecture ■ Built-in Interrupt Controller — 16 MIPS* Burst Execution at 16 MHz — 5 MIPS Sustained Execution at 16 MHz ■ 512-Byte On-Chip Instruction Cache
|
Original
|
PDF
|
80960SB
32-BIT
16-BIT
512-Byte
80960SA
80960SA
80960SB
QFP PACKAGE thermal resistance
65a176
AD427
x80960SB
272207
D010D
|
80960SA
Abstract: 80960SB 65A176 AD427
Text: 80960SA EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS • High-Performance Embedded ■ Pin Compatible with 80960SB Architecture — 20 MIPS* Burst Execution at 20 MHz — 7.5 MIPS Sustained Execution at 20 MHz ■ 512-Byte On-Chip Instruction Cache
|
Original
|
PDF
|
80960SA
32-BIT
16-BIT
80960SB
512-Byte
80960SA
80960SB
65A176
AD427
|
80960SA
Abstract: 80960SB 65A176 272206-003
Text: 80960SA EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS • High-Performance Embedded Architecture — 20 MIPS* Burst Execution at 20 MHz — 7.5 MIPS Sustained Execution at 20 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped — Parallel Load/Decode for Uncached
|
Original
|
PDF
|
80960SA
32-BIT
16-BIT
512-Byte
80960SB
80-Lead
80960SA
80960SB
65A176
272206-003
|
Untitled
Abstract: No abstract text available
Text: QL902M QuickMIPS Data Sheet •••••• QuickMIPS Embedded Standard Product ESP Family Device Highlights 16 KB On-Chip SRAM • Accessible by all AHB bus masters or the FPGA fabric CPU Core • 32-bit MIPS 4Kc processor runs up to 233 MHz (303 Dhrystone MIPS)
|
Original
|
PDF
|
QL902M
32-bit
|
Untitled
Abstract: No abstract text available
Text: in tj 80960SB EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS • High-Performance Embedded Architecture — 16 MIPS* Burst Execution at 16 MHz — 5 MIPS Sustained Execution at 16 MHz ■ Built-In Interrupt Controller — 4 Direct Interrupt Pins
|
OCR Scan
|
PDF
|
80960SB
32-BIT
16-BIT
512-Byte
16-Bit
8096SA
4fl2bl75
|
n80960sb
Abstract: No abstract text available
Text: in tj 80960SB EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS • High-Performance Embedded Architecture — 16 MIPS* Burst Execution at 16 MHz — 5 MIPS Sustained Execution at 16 MHz ■ Built-In Interrupt Controller — 4 Direct Interrupt Pins
|
OCR Scan
|
PDF
|
80960SB
32-BIT
16-BIT
512-Byte
16-Bit
8096SA
MflEbl75
n80960sb
|
Untitled
Abstract: No abstract text available
Text: 80960SB EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS • High-Performance Embedded Architecture — 16 MIPS* Burst Execution at 16 MHz — 5 MIPS Sustained Execution at 16 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped — Parallel Load/Decode for Uncached
|
OCR Scan
|
PDF
|
80960SB
32-BIT
16-BIT
512-Byte
80960SA
32-Blt
|
Untitled
Abstract: No abstract text available
Text: in te i 80960SA/80960SB EMBEDDED 32-BIT PROCESSORS WITH 16-BIT BURST DATA BUS High-Performance Embedded Architecture — 16 MIPS Burst Execution at 16 MHz — 5 MIPS* Sustained Execution at 16 MHz Built-In Interrupt Controller — 4 Direct Interrupt Pins — 32 Priority Levels 256 Vectors
|
OCR Scan
|
PDF
|
80960SA/80960SB
32-BIT
16-BIT
80960SB
512-Byte
|
VAX-11
Abstract: 272207
Text: in t t J P ß m oM ow A nv 80960SB EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS High-Performance Embedded Architecture — 16 MIPS* Burst Execution at 16 MHz — 5 MIPS Sustained Execution at 16 MHz 512-Byte On-Chip Instruction Cache — Direct Mapped
|
OCR Scan
|
PDF
|
80960SB
32-BIT
16-BIT
512-Byte
80960KA/
80960SA
8096SA
VAX-11
272207
|
VAX-11
Abstract: PLCC 68 intel package dimensions 270917 w1a31 intel core i7 processors their registers in term of 32-bit mode
Text: in te i 80960SA EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS • High-Performance Embedded Architecture — 20 MIPS* Burst Execution at 20 MHz — 7.5 MIPS Sustained Execution at 20 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped
|
OCR Scan
|
PDF
|
80960SA
32-BIT
16-BIT
512-Byte
Local\32-Bit
80960SB
80-Lead
VAX-11
PLCC 68 intel package dimensions
270917
w1a31
intel core i7 processors their registers in term of 32-bit mode
|
Untitled
Abstract: No abstract text available
Text: in te i 80960SA EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS • High-Performance Embedded Architecture — 20 MIPS* Burst Execution at 20 MHz — 7.5 MIPS Sustained Execution at 20 MHz ■ 512-Byte On-Chip Instruction Cache — Direct Mapped
|
OCR Scan
|
PDF
|
80960SA
32-BIT
16-BIT
512-Byte
80960SB
16-Bit
80960SA
|
T7 DIODE
Abstract: No abstract text available
Text: inttJ PBßyiiflOMÄlHV 80960SA EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS High-Performance Embedded Architecture — 20 MIPS* Burst Execution at 20 MHz — 7.5 MIPS Sustained Execution at 20 MHz 512-Byte On-Chip Instruction Cache — Direct Mapped
|
OCR Scan
|
PDF
|
80960SA
32-BIT
16-BIT
512-Byte
80960KA/
80960SB
T7 DIODE
|
Untitled
Abstract: No abstract text available
Text: 80960SA EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS • ■ ■ High-Performance Embedded Architecture — 20 MIPS* Burst Execution at 20 MHz — 7.5 MIPS Sustained Execution at 20 MHz 512-Byte On-Chip Instruction Cache — Direct Mapped — Parallel Load/Decode for Uncached
|
OCR Scan
|
PDF
|
80960SA
32-BIT
16-BIT
512-Byte
80960SB
80-Lead
84-Le
|
|
Untitled
Abstract: No abstract text available
Text: Features , ® iProcessor Core Incorporates the ARM7TDMI"" ARM® Thumb1 - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In Circuit Emulation 4K Bytes Internal RAM Fully Programmable External Bus Interface (EBI)
|
OCR Scan
|
PDF
|
32-bit
16-bit
8/16-bit
|
AT91M40400
Abstract: 25ac M4040025
Text: Features • Incorporates the ARM7TDMI ARM Thumb Processor - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In Circuit Emulation • 4K Bytes Internal RAM • Fully Programmable External Bus Interface EBI
|
OCR Scan
|
PDF
|
32-bit
16-bit
8/16-bit
AT91M40400
M40400-25AC
T91M40400-25AI
M40400-33AC
25ac
M4040025
|
edi pb10
Abstract: edi pb20
Text: Features * Utilizes the ARM7TDMI ARM Thumb® Processor - High-performance 32-bit RISC architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In Circuit Emulation * 2/8K bytes Internal RAM * Fully programmable External Bus Interface (EBI)
|
OCR Scan
|
PDF
|
32-bit
16-bit
8/16-bit
edi pb10
edi pb20
|
AT91M40400
Abstract: No abstract text available
Text: Features • Incorporates the ARM7TDMI ARM Thumb Processor - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In Circuit Emulation • 4K Bytes Internal RAM • Fully Programmable External Bus Interface EBI
|
OCR Scan
|
PDF
|
32-bit
16-bit
8/16-bit
AT91M40400
AT91M40400-25AC
TQFP100
AT91M40400-25AI
AT91M40400-33AC
AT91M40400
|
Untitled
Abstract: No abstract text available
Text: Features • Incorporates the ARM7TDMI ARM Thumb Processor - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In Circuit Emulation • 4K Bytes Internal RAM • Fully Programmable External Bus Interface EBI
|
OCR Scan
|
PDF
|
32-bit
16-bit
8/16-bit
AT91M40400
0400-25A
0400-33A
|
Untitled
Abstract: No abstract text available
Text: Features • Incorporates the ARM7TDMI ARM Thumb® Processor Core - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In Circuit Emulation • 4K Bytes Internal RAM • Fully Programmable External Bus Interface (EBI)
|
OCR Scan
|
PDF
|
32-bit
16-bit
8/16-bit
AT91M40400
|
Untitled
Abstract: No abstract text available
Text: Features • Utilizes the ARM7TDMI ARM Thumb® Processor Core - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In-Circuit Emulation • 2K Bytes Internal RAM • Fully-program mable External Bus Interface (EBI)
|
OCR Scan
|
PDF
|
32-bit
16-bit
8/16-bit
AT91M63200
A20/CS7
A21/CS6
|
Untitled
Abstract: No abstract text available
Text: Features • Utilizes the ARM7TDMI ARM Thumb® Processor - High-performance 32-bit RISC architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In Circuit Emulation • 2/8K bytes Internal RAM • Fully programmable External Bus Interface (EBI)
|
OCR Scan
|
PDF
|
32-bit
16-bit
8/16-bit
M63X00
AT91M63200-25AC
M63200-25AI
AT91M63800-25AC
M63800-25AI
|
adqr
Abstract: LBIT 204 AT91M63200 "32-Bit Microcontroller"
Text: Features • Utilizes the ARM7TDMI ARM Thumb® Processor Core - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In-Circuit Emulation • 2K Bytes Internal RAM • Fully-program mable External Bus Interface (EBI)
|
OCR Scan
|
PDF
|
32-bit
16-bit
8/16-bit
AT91M63200
adqr
LBIT 204
"32-Bit Microcontroller"
|
LDR type orp 12
Abstract: J 292 0 B3 lorb AT91M63200 PA-23s
Text: Features • Utilizes the ARM7TDMI ARM Thumb® Processor Core - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In-Circuit Emulation • 2K Bytes Internal RAM • Fully-program mable External Bus Interface (EBI)
|
OCR Scan
|
PDF
|
32-bit
16-bit
8/16-bit
AT91M63200
LDR type orp 12
J 292 0 B3
lorb
AT91M63200
PA-23s
|