carry select adder
Abstract: AGX51002-1
Text: 2. Arria GX Architecture AGX51002-1.2 Transceivers Arria GX devices incorporate up to 12 high-speed serial transceiver channels that build on the success of the Stratix II GX device family. Arria GX transceivers are structured into full-duplex transmitter and
|
Original
|
PDF
|
AGX51002-1
carry select adder
|
B17C
Abstract: frequency divider block diagram simple block diagram for digital clock EP1AGX50DF single phase ups block diagram AGX52001-2 8b10b EP1AGX20CF
Text: 1. Arria GX Transceiver Architecture AGX52001-2.0 Introduction Arria GX is a protocol-optimized FPGA family that leverages Altera’s advanced multi-gigabit transceivers. The Arria GX transceiver blocks build on the success of the Stratix II GX family and are optimally
|
Original
|
PDF
|
AGX52001-2
8B/10B
B17C
frequency divider block diagram
simple block diagram for digital clock
EP1AGX50DF
single phase ups block diagram
8b10b
EP1AGX20CF
|
AGX52011-1
Abstract: EPC16 EPCS128 EPCS16 EPCS64
Text: 11. Configuring Arria GX Devices AGX52011-1.2 Introduction Arria GX II devices use SRAM cells to store configuration data. Because SRAM memory is volatile, configuration data must be downloaded to Arria GX devices each time the device powers up. Arria GX devices can
|
Original
|
PDF
|
AGX52011-1
EPC16,
EPC16
EPCS128
EPCS16
EPCS64
|
2f 1001
Abstract: 11010 OC-96
Text: 6. Specifications & Additional Information SIIGX52004-3.0 Transceiver Blocks Table 6–1 shows the transceiver blocks for Stratix II GX and Stratix GX devices and compares their features. Table 6–1. Stratix II GX Features Versus Stratix GX Features Part 1 of 2
|
Original
|
PDF
|
SIIGX52004-3
OC-12,
OC-48,
OC-96)
2f 1001
11010
OC-96
|
10-bit-serdes
Abstract: K280A B010011 8HBC D243
Text: 2. Stratix II GX Transceiver Architecture Overview SIIGX52002-4.1 Introduction This chapter provides detailed information about the architecture of Stratix II GX devices. Figure 2–1 shows the Stratix II GX block diagram. Figure 2–1. Stratix II GX Transceiver Block Diagram
|
Original
|
PDF
|
SIIGX52002-4
8B/10B
10-bit-serdes
K280A
B010011
8HBC
D243
|
B17C
Abstract: 8b/10b align AGX52001-1
Text: 1. Arria GX Transceiver Architecture AGX52001-1.2 Introduction The Arria GX is a protocol-optimized FPGA family that leverages Altera ’s advanced multi-gigabit transceivers. The Arria GX transceiver blocks build on the success of the Stratix® II GX family and are optimally
|
Original
|
PDF
|
AGX52001-1
B17C
8b/10b align
|
2f 1001
Abstract: 1100 11010 FD-111 transistor D313 equivalent
Text: 6. Specifications & Additional Information SIIGX52004-3.1 Transceiver Blocks Table 6–1 shows the transceiver blocks for Stratix II GX and Stratix GX devices and compares their features. Table 6–1. Stratix II GX Features Versus Stratix GX Features Part 1 of 2
|
Original
|
PDF
|
SIIGX52004-3
OC-12,
OC-48,
OC-96)
2f 1001
1100
11010
FD-111 transistor
D313 equivalent
|
EP2SGX60EF
Abstract: CEI 23-16 circuit diagram of PPM transmitter and receiver CPRI multi rate HD-SDI over sdh PRBS10 3G-SDI serializer SIIGX52002-4 k307
Text: 2. Stratix II GX Transceiver Architecture Overview SIIGX52002-4.2 Introduction This chapter provides detailed information about the architecture of Stratix II GX devices. Figure 2–1 shows the Stratix II GX block diagram. Figure 2–1. Stratix II GX Transceiver Block Diagram
|
Original
|
PDF
|
SIIGX52002-4
8B/10B
EP2SGX60EF
CEI 23-16
circuit diagram of PPM transmitter and receiver
CPRI multi rate
HD-SDI over sdh
PRBS10
3G-SDI serializer
k307
|
AGX52011-1
Abstract: EPC16 EPCS128 EPCS16 EPCS64
Text: 11. Configuring Arria GX Devices AGX52011-1.3 Introduction Arria GX II devices use SRAM cells to store configuration data. Because SRAM memory is volatile, configuration data must be downloaded to Arria GX devices each time the device powers up. Arria GX devices can
|
Original
|
PDF
|
AGX52011-1
EPC16
EPCS128
EPCS16
EPCS64
|
AN328
Abstract: AP1910 MT47H64M16BT-37E MT47H32M16CC-3 AL1510 EP2SGX90FF1508C3 AL15-10 MT47H64M8CB-3 MT47H64M16 MT47H64M16BT-37E eye
Text: AN 328: Interfacing DDR2 SDRAM with Stratix II, Stratix II GX, and Arria GX Devices October 2009 AN-328-6.0 Introduction This application note provides information about interfacing DDR2 SDRAM with Stratix II, Stratix II GX, and Arria ® GX devices. It includes details about supported modes and
|
Original
|
PDF
|
AN-328-6
AN328
AP1910
MT47H64M16BT-37E
MT47H32M16CC-3
AL1510
EP2SGX90FF1508C3
AL15-10
MT47H64M8CB-3
MT47H64M16
MT47H64M16BT-37E eye
|
texas handbook
Abstract: 1008-B
Text: Section I. Stratix II GX Transceiver User Guide This section provides information on the configuration modes for Stratix II GX devices. It also includes information on testing, Stratix II GX port and parameter information, and pin constraint information.
|
Original
|
PDF
|
|
HD-SDI over sdh
Abstract: GR-253-CORE PRBS31 SMPTE292M SSTL-15 SSTL-18 PRBS-15
Text: Section I. Arria II GX Device Data Sheet and Addendum This section provides information about the Arria II GX device data sheet and addendum. This section includes the following chapters: • Chapter 1, Arria II GX Device Datasheet ■ Chapter 2, Addendum to the Arria II GX Device Handbook
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Section I. Arria II GX Device Data Sheet and Addendum This section provides information about the Arria II GX device data sheet and addendum. This section includes the following chapters: • Chapter 1, Arria II GX Devices Data Sheet ■ Chapter 2, Addendum to the Arria II GX Device Handbook
|
Original
|
PDF
|
|
prbs pattern generator using analog verilog
Abstract: verilog code of prbs pattern generator port interconnect prbs pattern generator using vhdl vhdl code for 8-bit adder power module hd- 110 vhdl code for crossbar switch Verilog code "1-bit full subtractor" higig protocol overview PRBS altera verilog
Text: 2. Stratix II GX Architecture SIIGX51003-2.1 Transceivers Stratix II GX devices incorporate dedicated embedded circuitry on the right side of the device, which contains up to 20 high-speed 6.375-Gbps serial transceiver channels. Each Stratix II GX transceiver block contains
|
Original
|
PDF
|
SIIGX51003-2
375-Gbps
152-pin
EP2SGX60
prbs pattern generator using analog verilog
verilog code of prbs pattern generator
port interconnect
prbs pattern generator using vhdl
vhdl code for 8-bit adder
power module hd- 110
vhdl code for crossbar switch
Verilog code "1-bit full subtractor"
higig protocol overview
PRBS altera verilog
|
|
|
ddr dimm pinout
Abstract: L1238 socket am3 pinout j8510 fairchild aa11 MDIO clause 22 J124 J68 10A intel D915 xcvr
Text: Stratix GX Development Board Data Sheet August 2003, ver. 1.1 Designers can use the Stratix GX Development Board to prototype and develop high-speed applications for StratixTM GX and StratixTM FPGAs. Use of this board can shorten the time to market for applicable designs.
|
Original
|
PDF
|
RS-232,
ddr dimm pinout
L1238
socket am3 pinout
j8510
fairchild aa11
MDIO clause 22
J124
J68 10A
intel D915
xcvr
|
Untitled
Abstract: No abstract text available
Text: Errata Sheet for Arria II GX Devices ES-01025-3.7 Errata Sheet This errata sheet provides updated information about known device issues affecting Arria II GX devices. Table 1 lists the specific issues and which Arria II GX devices are affected. Table 1. Issues for Arria II GX Devices Part 1 of 2
|
Original
|
PDF
|
ES-01025-3
|
B17C
Abstract: Chapter 3 Synchronization diode handbook SDI SERIALIZER Semiconductor Reference and Application Handbook AGX52001-2 Voltage-controlled oscillator hd-SDI deserializer LVDS EP1AGX50DF
Text: Section I. Arria GX Transceiver User Guide This section provides information on the configuration modes for Arria GX devices. It also includes information on testing, Arria GX port and parameter information, and pin constraint information. This section includes the following chapters:
|
Original
|
PDF
|
|
EP2AGX125
Abstract: ALTMEMPHY
Text: Arria II GX Device Family ES-01025-3.1 Errata Sheet Introduction This errata sheet provides updated information about known device issues affecting Arria II GX devices. Table 1 lists the specific issues and which Arria II GX devices are affected by each
|
Original
|
PDF
|
ES-01025-3
EP2AGX125
ALTMEMPHY
|
AN-29
Abstract: Power Integrations transformer for top249 TOP244 TOP249 TOP243 TOP246 TOP247 TOPSWITCH TOP248
Text: ® TOPSwitch -GX Flyback Quick Selection Curves Application Note AN-29 Introduction This application note is intended for engineers starting a flyback power supply design with TOPSwitch-GX. It offers a quick method to select the proper TOPSwitch-GX device from
|
Original
|
PDF
|
AN-29
AN-29
Power Integrations
transformer for top249
TOP244
TOP249
TOP243
TOP246
TOP247
TOPSWITCH
TOP248
|
circuit diagram of inverting adder
Abstract: KR 108 6621 3.3V
Text: Stratix GX FPGA Family Data Sheet December 2004, ver. 2.2 Introduction The Stratix GX family of devices is Altera’s second FPGA family to combine high-speed serial transceivers with a scalable, high-performance logic array. Stratix GX devices include 4 to 20 high-speed transceiver
|
Original
|
PDF
|
|
b17c
Abstract: AGX52001-1 AGX52002-1 PMD 1000
Text: Section I. Arria GX Transceiver User Guide This section provides information on the configuration modes for Arria GX devices. It also includes information on testing, Arria GX port and parameter information, and pin constraint information. This section includes the following chapters:
|
Original
|
PDF
|
|
SSTL-18
Abstract: No abstract text available
Text: Stratix GX November 2002, ver. 1.0 Introduction FPGA Family Data Sheet Preliminary Information The StratixTM GX family of devices is Altera’s second FPGA family to combine high-speed serial transceivers with a scalable, high-performance logic array. Stratix GX devices include 4 to 20 high-speed transceiver
|
Original
|
PDF
|
|
Serial RapidIO Infiniband
Abstract: k307 K284
Text: 2. Stratix GX Transceivers SGX51002-1.1 Transceiver Blocks Stratix GX devices incorporate dedicated embedded circuitry on the right side of the device, which contains up to 20 high-speed 3.1875-Gbps serial transceiver channels. Each Stratix GX transceiver block contains
|
Original
|
PDF
|
SGX51002-1
1875-Gbps
Serial RapidIO Infiniband
k307
K284
|
GX-18H
Abstract: GX-30MB GX-30M
Text: A m p lifie r b u ilt-in ty p e ^ GX series k Inductive proximity^ r sensors j Wide variation • Ultra small sensor The smallest 03.8mm size GX-3S and GX-3SB in the industry enabling installation anywhere. • Long-distance sensing The non-flush (GX-18H and units suffied by "ML") type is the
|
OCR Scan
|
PDF
|
GX-18H
protectio12ML
GX-12MLB
GX-18ML
GX-18MLB
GX-18H
GX-30MB
GX-30M
|
