74VHC238
Abstract: 74VHC238M 74VHC238T TSSOP16
Text: 74VHC238 3 TO 8 LINE DECODER • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD =5.5 ns TYP. at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA = 25 oC HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
PDF
|
74VHC238
74VHC238
74VHC238M
74VHC238T
TSSOP16
|
74VHC138
Abstract: 74VHC138M 74VHC138T TSSOP16
Text: 74VHC138 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD =5.7 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA = 25 oC HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS
|
Original
|
PDF
|
74VHC138
74VHC138
74VHC138M
74VHC138T
TSSOP16
|
74VHC138
Abstract: 74VHC138M 74VHC138T TSSOP16
Text: 74VHC138 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD =5.7 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA = 25 oC HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS
|
Original
|
PDF
|
74VHC138
74VHC138
74VHC138M
74VHC138T
TSSOP16
|
74VHC238
Abstract: 74VHC238M 74VHC238T TSSOP16
Text: 74VHC238 3 TO 8 LINE DECODER • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD =5.5 ns TYP. at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA = 25 oC HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
PDF
|
74VHC238
74VHC238
74VHC238M
74VHC238T
TSSOP16
|
74VHCT238A
Abstract: 74VHCT238AMTR 74VHCT238ATTR TSSOP16
Text: 74VHCT238A 3 TO 8 LINE DECODER • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5 ns TYP. at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN.), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS
|
Original
|
PDF
|
74VHCT238A
74VHCT238A
74VHCT238AMTR
74VHCT238ATTR
TSSOP16
|
74LVX138
Abstract: 74LVX138M 74LVX138T LVX138 TSSOP16
Text: 74LVX138 LOW VOLTAGE 3 TO 8 LINE DECODER INV. WITH 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5 ns (TYP.) at VCC = 3.3V 5V TOLERANT INPUTS POWER-DOWN PROTECTION ON INPUTS INPUT VOLTAGE LEVEL: VIL = 0.8V, VIH = 2V at VCC = 3V
|
Original
|
PDF
|
74LVX138
LVX138
74LVX138
74LVX138M
74LVX138T
TSSOP16
|
74LVQ138
Abstract: 74LVQ138M 74LVQ138T LVQ138 TSSOP16
Text: 74LVQ138 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5 ns (TYP.) at VCC = 3.3V COMPATIBLE WITH TTL OUTPUT LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA = 25 oC LOW NOISE: VOLP = 0.2 V (TYP.) at VCC = 3.3V
|
Original
|
PDF
|
74LVQ138
LVQ138
74LVQ138
74LVQ138M
74LVQ138T
TSSOP16
|
74VHC138
Abstract: 74VHC138MTR 74VHC138TTR TSSOP16
Text: 74VHC138 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.7ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS
|
Original
|
PDF
|
74VHC138
74VHC138
74VHC138MTR
74VHC138TTR
TSSOP16
|
74VHC238
Abstract: 74VHC238MTR 74VHC238TTR TSSOP16
Text: 74VHC238 3 TO 8 LINE DECODER • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5 ns TYP. at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
PDF
|
74VHC238
74VHC238
74VHC238MTR
74VHC238TTR
TSSOP16
|
Untitled
Abstract: No abstract text available
Text: 74VHC138 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.7ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS
|
Original
|
PDF
|
74VHC138
74VHC138
|
Untitled
Abstract: No abstract text available
Text: 74VHC238 3 TO 8 LINE DECODER • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5 ns TYP. at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
PDF
|
74VHC238
74VHC238
|
74VHCT138A
Abstract: 74VHCT138AMTR 74VHCT138ATTR TSSOP16
Text: 74VHCT138A 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 7.6 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN.), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS
|
Original
|
PDF
|
74VHCT138A
74VHCT138A
74VHCT138AMTR
74VHCT138ATTR
TSSOP16
|
74LVQ138
Abstract: 74LVQ138MTR 74LVQ138TTR TSSOP16
Text: 74LVQ138 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5ns (TYP.) at VCC = 3.3 V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C LOW NOISE: VOLP = 0.2V (TYP.) at VCC = 3.3V
|
Original
|
PDF
|
74LVQ138
74LVQ138
74LVQ138MTR
74LVQ138TTR
TSSOP16
|
74LVX138
Abstract: 74LVX138MTR 74LVX138TTR TSSOP16
Text: 74LVX138 LOW VOLTAGE CMOS 3 TO 8 LINE DECODER INV. WITH 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5ns (TYP.) at VCC = 3.3V 5V TOLERANT INPUTS INPUT VOLTAGE LEVEL: VIL=0.8V, VIH=2V at VCC=3V LOW POWER DISSIPATION:
|
Original
|
PDF
|
74LVX138
74LVX138
74LVX138MTR
74LVX138TTR
TSSOP16
|
|
74AC138DC
Abstract: No abstract text available
Text: 74AC138 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD =4.5 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 8 µA (MAX.) at TA = 25 oC HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) 50Ω TRANSMISSION LINE DRIVING
|
Original
|
PDF
|
74AC138
74AC138M
74AC138DC
|
Untitled
Abstract: No abstract text available
Text: 74VHC138 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.7ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS
|
Original
|
PDF
|
74VHC138
74VHC138
|
M54HC138
Abstract: M54HC138D M54HC138D1 M54HC138K M54HC138K1 SCC-9408-046
Text: M54HC138 RAD-HARD 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 13ns (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
PDF
|
M54HC138
SCC-9408-046
M54HC138
M54HC138D
M54HC138D1
M54HC138K
M54HC138K1
SCC-9408-046
|
Untitled
Abstract: No abstract text available
Text: 74VHC238 3 TO 8 LINE DECODER • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5 ns TYP. at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
PDF
|
74VHC238
74VHC238
|
Untitled
Abstract: No abstract text available
Text: 74VHCT238A 3 TO 8 LINE DECODER • ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5 ns TYP. at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN.), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS
|
Original
|
PDF
|
74VHCT238A
74VHCT238A
|
M54HC138D
Abstract: M54HC138D1 M54HC138K M54HC138K1 M54HCT138
Text: M54HCT138 RAD HARD 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 16ns (TYP.) at VCC = 4.5V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN.) VIL = 0.8V (MAX) SYMMETRICAL OUTPUT IMPEDANCE:
|
Original
|
PDF
|
M54HCT138
SCC-9205-022
M54HCT138
M54HC138D
M54HC138D1
M54HC138K
M54HC138K1
|
truth table for 8 to 3 decoder
Abstract: 74LVQ138 74LVQ138MTR 74LVQ138TTR TSSOP16
Text: 74LVQ138 3 TO 8 LINE DECODER INVERTING • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5ns (TYP.) at VCC = 3.3 V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C LOW NOISE: VOLP = 0.2V (TYP.) at VCC = 3.3V
|
Original
|
PDF
|
74LVQ138
74LVQ138MTR
74LVQ138TTR
truth table for 8 to 3 decoder
74LVQ138
74LVQ138MTR
74LVQ138TTR
TSSOP16
|
Untitled
Abstract: No abstract text available
Text: 74LVX138 LOW VOLTAGE CMOS 3 TO 8 LINE DECODER INV. WITH 5V TOLERANT INPUTS • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ HIGH SPEED: tPD = 5.5ns (TYP.) at VCC = 3.3V 5V TOLERANT INPUTS INPUT VOLTAGE LEVEL: VIL=0.8V, VIH=2V at VCC=3V LOW POWER DISSIPATION:
|
Original
|
PDF
|
74LVX138
74LVX138MTR
74LVX138TTithout
|
NE592 Application note
Abstract: No abstract text available
Text: NE592 Product Preview Video Amplifier The NE592 is a monolithic, two-stage, differential output, wideband video amplifier. It offers fixed gains of 100 and 400 without external components and adjustable gains from 400 to 0 with one external resistor. The input stage has been designed so that with
|
Original
|
PDF
|
NE592
NE592/D
NE592 Application note
|
Untitled
Abstract: No abstract text available
Text: rz7 Ä T # S GS-THOMSON R L iS M K S 74LVQ138 3 TO 8 LINE DECODER INVERTING • HIGH SPEED: tpD = 5.5 ns (TYP.) at Vcc = 3.3V . COMPATIBLE WITH TTL OUTPUT . LOW POWER DISSIPATION: Icc = 4 fiA (MAX.) at Ta = 25 °C . LOW NOISE: V olp = 0.2 V (TYP.) at V CC = 3 .3 V
|
OCR Scan
|
PDF
|
74LVQ138
74LVQ138M
74LVQ138T
|