Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FPGA ASIC Search Results

    FPGA ASIC Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TE512S32-25LC Rochester Electronics LLC TE512S32 - Field Programmable Gate Array, CMOS, PQFP128 Visit Rochester Electronics LLC Buy
    TE505S16-40QC-G Rochester Electronics LLC TE505S16 - Field Programmable Gate Array, CMOS, PQFP208 Visit Rochester Electronics LLC Buy
    TE505S16-40QI Rochester Electronics LLC TE505S16 - Field Programmable Gate Array, CMOS, PQFP208 Visit Rochester Electronics LLC Buy
    TE505S16-25QC-G Rochester Electronics LLC TE512S32 - Field Programmable Gate Array, CMOS Visit Rochester Electronics LLC Buy
    TE512S32-40LC Rochester Electronics LLC TE512S32 - Field Programmable Gate Array, CMOS, PQFP128 Visit Rochester Electronics LLC Buy

    FPGA ASIC Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    verilog code for DFT

    Abstract: different vendors of cpld and fpga vhdl code for dFT 32 point verilog code for DFT multiplication active noise cancellation for FPGA Development of a methodology to reduce the order SIGNAL PATH designer write operation using ram in fpga
    Text: Epson FPGA to ASIC Conversion Introduction | Feature | Advantages/Benefits | Design Flow/Interface | Design Consideration Introduction Epson has a FPGA to ASIC flow tailored to your needs. Epson has ASIC to FPGA conversion methodology with complete support for industries leading FPGA families. Epson


    Original     		PDF

    D-09116

    Abstract: XCV400 spart 3 S5933 amcc s5933
    Text: FPGA - Board GEMAC FPGA - Systementwicklung Digitaler Schaltungsentwurf Vorteile VHDL-Beschreibung Reduzierung der Entwicklungskosten durch VHDL-Simulation ¾ Kurze Design- bzw. Redesign Zeiten für ASIC- oder FPGA- Entwicklungen ¾ Kosten der Testleiterplatten entfallen


    Original     		PDF RS232 D-09116 XCV400 spart 3 S5933 amcc s5933

    QL3012

    Abstract: QL3025 QL3040 QL3060 QL4016 QL4090 footprint pqfp 208 QuickLogic Military FPGA Introduction
    Text: QuickLogic Military FPGA Introduction Military FPGA Combining High Performance and High Density Military FPGA Introduction DEVICE HIGHLIGHTS Device Highlights Military FPGA • Mil Std 883 and Mil Temp Ceramic ■ Mil Temp Plastic Guaranteed -55 to +125oC


    Original     		PDF 125oC 152-bit 16-bit -55oC, QL3012 QL3025 QL3040 QL3060 QL4016 QL4090 footprint pqfp 208 QuickLogic Military FPGA Introduction

    DS-XPA-50K

    Abstract: DS-XPA-200K DS-XPA-10K-INT DS-XPA-50K-INT DS-XPA2-50K DS-XPA DS-XPA-10K nx releases DS-XPA3-50K
    Text: Instructor Led Training Courses *Recommended Courseware ­ Elective Courseware FPGA Curriculum *ISE Design Tool Flow Designing with Verilog Designing with VHDL FPGA Design for ASIC Users Designing with the Virtex-6 and Spartan-6 Families 1 *Essentials of FPGA Design


    Original     		PDF DS-XPA-50K DS-XPA2-50K DS-XPA3-50K DS-XPA-50K-INT DS-XPA2-50K-INT DS-XPA3-50K-INT DS-XPA-200K DS-XPA2-200K DS-XPA3-200K DS-XPA-200K-INT DS-XPA-50K DS-XPA-200K DS-XPA-10K-INT DS-XPA-50K-INT DS-XPA2-50K DS-XPA DS-XPA-10K nx releases DS-XPA3-50K

    carry save adder

    Abstract: full adder circuit using xor and nand gates vhdl code for 8-bit serial adder vhdl code of carry save multiplier shift-add algorithms fpga vhdl code of carry save adder vhdl for carry save adder Atmel Configurable Logic 8 bit fir filter vhdl code 8 bit parallel multiplier vhdl code
    Text: FPGA FPGA-based FIR Filter Using Bit-Serial Digital Signal Processing FPGA-based FIR Filter by Lee Ferguson Staff Applications Engineer Introduction This application note describes the implementation of an FIR Finite-Impulse Response Filter with variable coefficients that fits in a single AT6002 FPGA.


    Original     		PDF AT6002 AT6000 AT6000 carry save adder full adder circuit using xor and nand gates vhdl code for 8-bit serial adder vhdl code of carry save multiplier shift-add algorithms fpga vhdl code of carry save adder vhdl for carry save adder Atmel Configurable Logic 8 bit fir filter vhdl code 8 bit parallel multiplier vhdl code

    LM2679 spec switcher

    Abstract: 67A SOT23-6 lm2679-adj lm2679-adj 10A LP3990-1.8 ADC08200 LM2679 LM5070 12v output LMH6714 pin diagram for IC 4580
    Text: Power Management Design Guide for Altera FPGAs and CPLDs Altera devices covered: Also features National’s FPGA solutions for: Stratix® II FPGA family Stratix® FPGA family Cyclone FPGA family MAX® II CPLD family • Communications interface, including LVDS


    Original     		PDF LM5070 O263-5, O220-5 LM2679 spec switcher 67A SOT23-6 lm2679-adj lm2679-adj 10A LP3990-1.8 ADC08200 LM2679 LM5070 12v output LMH6714 pin diagram for IC 4580

    LQFP32 package

    Abstract: asics CAT5 cable ANSI/TIA/EIA-644 LQFP-32 SCAN90CP02 lqfp-32 package
    Text: BR_4010_SCAN90CPO2 2/7/05 12:46 PM Page 1 SCAN90CP02-1.5 Gbps LVDS 2x2 Crosspoint For improving and boosting FPGA LVDS signals SCAN90CP02 Buffering FGPA LVDS I/O SCAN90CP02 High-speed cable or backplane FPGA FPGA SCAN90CP02 Introduction Designing with FPGAs and ASICs


    Original     		PDF SCAN90CPO2 SCAN90CP02-1 SCAN90CP02 SCAN90CP02 ANSI/TIA/EIA-644 LQFP32 package asics CAT5 cable ANSI/TIA/EIA-644 LQFP-32 lqfp-32 package

    EP3C25

    Abstract: CYCLONE3 cyclone III datasheet DK-START-3C25N cyclone III service manual schematics
    Text: Discount on FPGA Starter Kit, Cyclone III Edition Create your first FPGA design in one hour Take power measurements of the Cyclone III FPGA Create a 32-bit microcontroller and FPGA design in one hour Complete development kit includes: Save $50 on the low-cost


    Original     		PDF 32-bit DK-START-3C25N/P EP3C25 18-bit x18-bit 260-MHz CYCLONE3 cyclone III datasheet DK-START-3C25N cyclone III service manual schematics

    XC3S5000-FG676

    Abstract: SPARTAN-3 XC3S400 PQ208 XC3S400 PQ208 XC3S4000-FG676 XC3S50 DS099 ICE 280 565 SPARTAN-3 XC3S400 UG130 XC3S1000-FT256
    Text: Spartan-3 FPGA Family Data Sheet R DS099 June 25, 2008 Product Specification This document includes all four modules of the Spartan -3 FPGA data sheet. Module 1: Spartan-3 FPGA Family: Introduction and Ordering Information Module 3: Spartan-3 FPGA Family: DC and


    Original     		PDF DS099 DS099-1 DS099-3 DS099-2 XC3S1500 FG676. XC3S5000 XC3S2000 FG1156: 1156-lead XC3S5000-FG676 SPARTAN-3 XC3S400 PQ208 XC3S400 PQ208 XC3S4000-FG676 XC3S50 ICE 280 565 SPARTAN-3 XC3S400 UG130 XC3S1000-FT256

    XC3S400 PQ208

    Abstract: XC3S1500-FG676 XC3S400 TQ144 xc3s50 XC3S400 PQG208 XC3S5000-FG676 UG130 XC3S400 XC3S200FT256 DS099
    Text: Spartan-3 FPGA Family Data Sheet R DS099 December 4, 2009 Product Specification This document includes all four modules of the Spartan -3 FPGA data sheet. Module 1: Spartan-3 FPGA Family: Introduction and Ordering Information Module 3: Spartan-3 FPGA Family: DC and


    Original     		PDF DS099 DS099-1 DS099-3 DS099-2 XC3S1500 FG676. XC3S5000 UG332 CP132, CPG132, XC3S400 PQ208 XC3S1500-FG676 XC3S400 TQ144 xc3s50 XC3S400 PQG208 XC3S5000-FG676 UG130 XC3S400 XC3S200FT256

    5AGX

    Abstract: lpddr2 tutorial EP4CE22F17 solomon 16 pin lcd display 16x2 Altera MAX V CPLD DE2-70 vhdl code for dvb-t 2 fpga based 16 QAM Transmitter for wimax application with quartus altera de2 board sd card AL460A-7-PBF
    Text: Version 11.0 Altera Product Catalog Contents Glossary. 2 Stratix FPGA Series. 3 HardCopy® ASIC Series. 17 Arria® FPGA Series. 21


    Original     		PDF SG-PRDCT-11 5AGX lpddr2 tutorial EP4CE22F17 solomon 16 pin lcd display 16x2 Altera MAX V CPLD DE2-70 vhdl code for dvb-t 2 fpga based 16 QAM Transmitter for wimax application with quartus altera de2 board sd card AL460A-7-PBF

    LEADLESS LM5070

    Abstract: pin diagram for IC 4580 ADC78H90 LM2633 LM2679 spec switcher lm2679-adj LMH6714 LM2647 LM2743 LM2798
    Text: Power Management Design Guide for Altera FPGAs and CPLDs Fall 2005 Altera devices covered: Also features National’s FPGA solutions for: Stratix® II FPGA family Stratix® FPGA family Cyclone FPGA family MAX® II CPLD family • Communications interface, including LVDS


    Original     		PDF LM5070 O-263 OT-23 LEADLESS LM5070 pin diagram for IC 4580 ADC78H90 LM2633 LM2679 spec switcher lm2679-adj LMH6714 LM2647 LM2743 LM2798

    fpga

    Abstract: ASIC xilinx silicon device XC4000 XC4000E XC4000EX XC5200
    Text: XH3 The New Architecture Combines FPGA and ASIC Technologies W ith the new XH3 architecture, Xilinx has combined its FPGA advantages with eight years of HardWire ASIC experience to create the first FPGA-specific ASIC or “FpgASIC.” FpgASICs are true ASIC devices that are


    Original     		PDF

    v-by-one hs

    Abstract: camera-link to 3G-SDI converter Netlogic camera-link to HDMI converter camera-link to hd-SDI converter serdes hdmi optical fibre SFP CPRI EVALUATION BOARD AL460A verilog SATA HDMI verilog code
    Text: Version 8.0 Altera Product Catalog Contents Glossary. 2 Stratix FPGA series. .3 HardCopy® ASIC Series. 14 Arria® FPGA Series. 18


    Original     		PDF

    Atmel MARKING CODE

    Abstract: atmel package marking SMD marking code atmel xilinx MARKING CODE ASIC2 SMD MARKING CODE FEW FPGA Atmel "MARKING CODE" reverse engineering Actel atmel fpga
    Text: Space FPGA Conversion Atmel strategy for space custom ICs 1 y Atmel strategy is: ¾ FPGA for low gate count, or volume, or planning constraint ¾ ASIC for everything else y Current Atmel position on FPGA: ¾ AT40KEL040 covers only the low end of the complexity


    Original     		PDF AT40KEL040 200Kgates Atmel MARKING CODE atmel package marking SMD marking code atmel xilinx MARKING CODE ASIC2 SMD MARKING CODE FEW FPGA Atmel "MARKING CODE" reverse engineering Actel atmel fpga

    0041C093h

    Abstract: XCS10XL TQ144 Xcs20xl XCS05XL
    Text: Spartan-XL 3.3V FPGA Automotive IQ Product Family R DS107 v1.0 June 17, 2002 Advance Product Specification Introduction The Spartan -XL 3.3V FPGA Automotive IQ product family is a high-volume production FPGA solution that delivers all the key requirements for ASIC replacement up to 40,000


    Original     		PDF DS107 XCS20XL XCS05XL XCS10XL XCS30XL XCS40XL VQ100 100-pin TQ144 0041C093h XCS10XL TQ144

    lvds buffer

    Abstract: CAT5e cable IEEE 1149.6 ANSI/TIA/EIA-644 asics fpga asic DS90LV004 SCAN90004 TQFP-48 lvds standard 20 pin
    Text: BR_4030_DS90LV004 6/7/05 11:03 AM Page 1 DS90LV004 Four-Channel LVDS Buffer/Repeater For Improving and Boosting FPGA LVDS Signals Boost and Protect FPGA/ASICs Boost drive over cables or backplanes 1 FPGA/ASIC 2 8 kV ESD protection DS90LV004 DS90LV004 Quad LVDS buffer


    Original     		PDF DS90LV004 DS90LV004 SCAN90004 ANSI/TIA/EIA-644 lvds buffer CAT5e cable IEEE 1149.6 ANSI/TIA/EIA-644 asics fpga asic TQFP-48 lvds standard 20 pin

    AT40K

    Abstract: AT94K AT94S ATSTK94 Figaro application note
    Text: FPSLIC on-chip Partial Reconfiguration of the Embedded AT40K FPGA Features • Demonstrates Usage of Built-in FPGA Cache Logic Interface • Implementation Targeted for FPSLIC Starter Kit • Full FPGA and AVR® Source Code Included Description This example demonstrates the reconfiguration process of the FPGA using the built-in


    Original     		PDF AT40K AT94K AT94S AT94K AT94S ATSTK94 Figaro application note

    Untitled

    Abstract: No abstract text available
    Text: Spartan-XL 3.3V FPGA Automotive IQ Family: Introduction and Ordering R DS107-1 v1.3 June 14, 2004 Product Specification Introduction The Spartan -XL 3.3V FPGA Automotive IQ product family is a high-volume production FPGA solution that delivers all the key requirements for ASIC replacement up to 40,000


    Original     		PDF DS107-1 VQ100 100-pin XCS10XL TQ144 XCS20XL PQ208 208-pin XCS30XL 144-pin

    DS1071

    Abstract: XCS20XL PQ208 XCS20XL-VQ100 DS107-1 XCS20XLVQ100 SPARTAN XCs20xl XCS30XL PQ208 XCS10XL XCS20XL XCS30XL
    Text: Spartan-XL 3.3V FPGA Automotive IQ Family: Introduction and Ordering R DS107-1 v1.4 October 18, 2004 Product Specification Introduction The Spartan -XL 3.3V FPGA Automotive IQ product family is a high-volume production FPGA solution that delivers all the key requirements for ASIC replacement up to 40,000


    Original     		PDF DS107-1 PQ208 208-pin XCS30XL 144-pin BG256 256-ball XCS40XL XCS20XL, VQ100 DS1071 XCS20XL PQ208 XCS20XL-VQ100 DS107-1 XCS20XLVQ100 SPARTAN XCs20xl XCS30XL PQ208 XCS10XL XCS20XL XCS30XL

    496k

    Abstract: 3018C AT17 ATDH2200E ATDH2225
    Text: Programming Specification for AT17F A Series FPGA Configuration Memories The FPGA Configurator The AT17Fxx(A) Configurator is a serial flash memory device generally used to program FPGA type devices with their functional bit stream. This document describes the


    Original     		PDF AT17F AT17Fxx ATDH2200E ATDH2225 3018C 496k AT17 ATDH2200E ATDH2225

    actel PLL schematic

    Abstract: 624 CCGA hardness tester radhard overview HX2000 RH1020 RH1280 XC8100 624-CCGA 256-CQFP
    Text: Semicustom Products FPGA to ASIC Conversions Fact Sheet July 2010 OVERVIEW Aeroflex Colorado Springs has over 20 years experience in converting FPGA and 3rd-party ASIC netlists into Aeroflex RadHard and non-RadHard ASICs. We maintain a growing database of FPGA and 3rd-party ASIC cell libraries used for conversion, and


    Original     		PDF RH1020, RH1280, RT54SX32S/72S, RTAX250S/1000S/2000S XC2/3/4000, XC8100, EMP5/7000 HR2/3000, HX2000 actel PLL schematic 624 CCGA hardness tester radhard overview HX2000 RH1020 RH1280 XC8100 624-CCGA 256-CQFP

    altera cyclone 3 slice

    Abstract: EP3SL70F780 RAMB36 RAMB18x2 DSP48Es Xilinx VIRTEX-5 RAMB18 Xilinx ISE Design Suite 9.2i
    Text: White Paper Guidance for Accurately Benchmarking FPGAs Introduction This paper presents a rigorous methodology for accurately benchmarking the capabilities of an FPGA architecture. The goal of benchmarking is to compare the capabilities of one FPGA architecture versus another. Since the FPGA


    Original     		PDF

    signal path designer

    Abstract: No abstract text available
    Text: FPGA Design Good FPGA Design Practices, Aid FPGA Conversion to a ULC Scope This Application Note describes design practices that make a ULC conversion schedule shorter, and accomplished with reduced risk. This note is recommended for a designer considering a conversion to a ULC, or for a designer before starting an FPGA design. For the designer


    Original     		PDF