EP4CE15
Abstract: MS 034 BGA and QFP Altera Package mounting Altera pdip top mark jedec package MO-247 SOIC 20 pin package datasheet QFN "100 pin" PACKAGE thermal resistance Theta JC of FBGA QFN148 EP4CE22
Text: Altera Device Package Information Datasheet DS-PKG-16.2 This datasheet provides package and thermal resistance information for Altera devices. Package information includes the ordering code reference, package acronym, leadframe material, lead finish plating , JEDEC outline reference, lead
|
Original
|
PDF
|
DS-PKG-16
EP4CE15
MS 034
BGA and QFP Altera Package mounting
Altera pdip top mark
jedec package MO-247
SOIC 20 pin package datasheet
QFN "100 pin" PACKAGE thermal resistance
Theta JC of FBGA
QFN148
EP4CE22
|
EP4CE6 package
Abstract: EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80
Text: Package Information Datasheet for Altera Devices DS-PKG-16.3 This datasheet provides package and thermal resistance information for Altera devices. Package information includes the ordering code reference, package acronym, leadframe material, lead finish plating , JEDEC outline reference, lead
|
Original
|
PDF
|
DS-PKG-16
EP4CE6 package
EP4CE40
Altera EP4CE6
EP4CE55
5M240Z
5M1270Z
QFN148
5m570z
5M40
5M80
|
lvds 40 pin pinout
Abstract: EP20K200CF484C7 EP20K600CF672I8 EP20K600CF672 APEX 20KC
Text: Altera Part Number Search Results GO Advanced Results for: EP20K200C Help 13 part numbers found and 0 obsolete part numbers found APEX 20KC Device Family 1.8V, LVDS, Copper APEX 20KC Datasheet Part Number Format Part Number Device APEX 20K Literature Buying Altera Devices
|
Original
|
PDF
|
EP20K200C
EP20K200CB356C7
EP20K200CB356C8
EP20K200CB356C9
EP20K200CF484C7
EP20K200CF484C8
EP20K200CF484C9
EP20K200CF484I8
lvds 40 pin pinout
EP20K600CF672I8
EP20K600CF672
APEX 20KC
|
PCN0904
Abstract: EP3C16Q240C8N EP3C10E144C8N EP3C16F484C6 ep3C40F484C8N EP3C40F780I7N ep3c16 EP3C25F324C8N EP3C25E144I7N EP3C120F484I7N
Text: Revision: 1.2.0 PROCESS CHANGE NOTIFICATION PCN0904 Cyclone III Family Process Shrink from 65-nm to 60-nm and Package Bill of Material Change Change Description This is an update to PCN0904, please see revision history table for information specific to this
|
Original
|
PDF
|
PCN0904
65-nm
60-nm
PCN0904,
EU-REP3C16U484I7N
EP3C10E144C7
EP3C10E144C7N
EP3C10E144C8
PCN0904
EP3C16Q240C8N
EP3C10E144C8N
EP3C16F484C6
ep3C40F484C8N
EP3C40F780I7N
ep3c16
EP3C25F324C8N
EP3C25E144I7N
EP3C120F484I7N
|
altera excalibur nios
Abstract: Excalibur ordering Jose Navigation
Text: Altera Part Number Search Results Results for: EP1M120F Advanced Help 5 part numbers found and 0 obsolete part numbers found Mercury Device Family 1.8V, 1.25-Gbps CDR Mercury Datasheet Part Number Format Part Number Mercury Literature Buying Altera Devices
|
Original
|
PDF
|
EP1M120F
25-Gbps
EP1M120F484C5
EP1M120
EP1M120F484C6
EP1M120F484C7
EP1M120F484C7A
EP1M120F484C8A
EP1M120F
/laks/ALTES00246
altera excalibur nios
Excalibur ordering
Jose Navigation
|
Untitled
Abstract: No abstract text available
Text: Altera Part Number Search Results GO Advanced Results for: EP20K200C Help 12 part numbers found and 0 obsolete part numbers found APEX 20KC Device Family 1.8V, LVDS, Copper APEX 20KC Datasheet Part Number Format Part Number Device APEX 20K Literature Buying Altera Devices
|
Original
|
PDF
|
EP20K200C
EP20K200CB356C7
EP20K200CB356C8
EP20K200CB356C9
EP20K200CF484C7
EP20K200CF484C8
EP20K200CF484C9
EP20K200CQ208C7
|
daewon tray
Abstract: Daewon T0809050 daewon tray 1F1-1717-AXX strapack s-669 DAEWON tray 48 DAEWON JEDEC TRAY DAEWON FBGA KS-88085 1F1-1717-AXX tray bga
Text: Guidelines for Handling J-Lead, QFP, BGA, FBGA, and Lidless FBGA Devices AN-071-5.0 Application Note This application note provides guidelines for handling J-Lead, Quad Flat Pack QFP , and Ball-Grid Array (BGA, including FineLine BGA [FBGA] and lidless FBGA
|
Original
|
PDF
|
AN-071-5
Hand-0444
daewon tray
Daewon T0809050
daewon tray 1F1-1717-AXX
strapack s-669
DAEWON tray 48
DAEWON JEDEC TRAY
DAEWON FBGA
KS-88085
1F1-1717-AXX
tray bga
|
mini-lvds source driver
Abstract: ep4cgx110 JEDEC FBGA ttl to mini-lvds EP4CE115 EP4CE55 mini-lvds 4CGX150 148QFN 169-FBGA
Text: 6. I/O Features in Cyclone IV Devices CYIV-51006-2.1 This chapter describes the I/O and high speed I/O capabilities and features offered in Cyclone IV devices. The I/O capabilities of Cyclone IV devices are driven by the diversification of I/O standards in many low-cost applications, and the significant increase in required I/O
|
Original
|
PDF
|
CYIV-51006-2
mini-lvds source driver
ep4cgx110
JEDEC FBGA
ttl to mini-lvds
EP4CE115
EP4CE55
mini-lvds
4CGX150
148QFN
169-FBGA
|
EP4CE15
Abstract: EP4CE6 eqfp DIODE CQ 618 EP4CE115 EP4CE40 EP4CE75 ep4cgx110 ttl to mini-lvds EP4CE22 HSTL standards
Text: Section II. I/O Interfaces This section provides information about Cyclone IV device family I/O features and high-speed differential and external memory interfaces. This section includes the following chapters: • Chapter 6, I/O Features in Cyclone IV Devices
|
Original
|
PDF
|
CYIV-51006-2
EP4CE15
EP4CE6 eqfp
DIODE CQ 618
EP4CE115
EP4CE40
EP4CE75
ep4cgx110
ttl to mini-lvds
EP4CE22
HSTL standards
|
100K preset horizontal
Abstract: LB 124 d LB 124 transistor verilog code for implementation of eeprom 38K30 j510
Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight Dedicated Inputs including four clock pins and four global I/O control signal pins; four JTAG interface pins for reconfigurability/boundary scan
|
Original
|
PDF
|
Quantum38KTM
CY38K100
208-pin
208EQFP)
Quantum38K30
Quantum38K50
Quantum38K
100K preset horizontal
LB 124 d
LB 124 transistor
verilog code for implementation of eeprom
38K30
j510
|
CY3LV010
Abstract: 38K30 CYDH2200E 38K50
Text: Quantum38K ISR™ CPLD Family PRELIMINARY CPLDs at ASIC Prices™ Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight Dedicated Inputs including four clock pins and four global I/O control signal pins; four JTAG interface pins for reconfigurability/boundary scan
|
Original
|
PDF
|
Quantum38KTM
Quantum38K
CY38K100
208-pin
208EQFP)
CY3LV010
38K30
CYDH2200E
38K50
|
Untitled
Abstract: No abstract text available
Text: Quantum38K ISR™ CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and four global I/O control signal pins; four JTAG
|
Original
|
PDF
|
Quantum38Kâ
125-MHz
18-mm
Quantum38K30
Quantum38K50
Quantum38K
|
208EQFP
Abstract: No abstract text available
Text: Quantum38K ISR™ CPLD Family CPLDs Designed for Migration Features • High density — 30K to 100K usable gates — 512 to 1536 macrocells — 136 to 302 maximum I/O pins — Eight dedicated inputs including four clock pins and four global I/O control signal pins; four JTAG
|
Original
|
PDF
|
Quantum38KTM
125-MHz
18-mm
Quantum38K30
Quantum38K50
Quantum38K
208EQFP
|
bga 896
Abstract: AX1000
Text: Product Brief Axcelerator Family FPGAs Le adi n g- E dg e P e rfo r ma nc e • • • • 350+ MHz System Performance 500+ MHZ Internal Performance High-Performance Embedded FIFOs 622Mb/s LVDS Capable I/Os S pe ci fi c at i on s • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
PDF
|
622Mb/s
339kbits
JESD8-11)
5172160PB-3/6
bga 896
AX1000
|
|
|
ttl to mini-lvds
Abstract: mini-lvds connector EQFP-144 mini-lvds point-to-point mini-lvds EP3C16 EP3C55 SSTL-18 EP3C10 EP3C25
Text: 8. High-Speed Differential Interfaces in Cyclone III Devices CIII51008-1.1 Introduction High-speed differential I/O standards have become popular in high-speed interfaces because of their significant advantages over single-ended I/O standards. In response to the current market need,
|
Original
|
PDF
|
CIII51008-1
ttl to mini-lvds
mini-lvds connector
EQFP-144
mini-lvds
point-to-point mini-lvds
EP3C16
EP3C55
SSTL-18
EP3C10
EP3C25
|
Untitled
Abstract: No abstract text available
Text: Advanced v1.6 Axcelerator Family FPGAs Le adi n g- E dg e P e rfo r ma nc e • • • • 350+ MHz System Performance 500+ MHZ Internal Performance High-Performance Embedded FIFOs 700Mb/s LVDS Capable I/Os S pe ci fi c at i on s • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
PDF
|
700Mb/s
295kbits
|
Untitled
Abstract: No abstract text available
Text: Cyclone V Device Overview 2013.05.06 CV-51001 Subscribe Feedback The Cyclone V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and
|
Original
|
PDF
|
CV-51001
|
Untitled
Abstract: No abstract text available
Text: Devices Altera Homepage Altera Quicklinks GO Here are the results of your search. Click on the device name to view the data sheet. SRAM PLDs Mercury APEX 20K FLEX 10K ACEX 1K FLEX 6000 Embedded Processors About Excalibur ARM-Based MIPS-Based Nios Product-Term PLDs
|
Original
|
PDF
|
EPC16,
EP1M120F484C8AES
EP1M120F484C7AES
EP1M120
EP1M350
25-Gbps
EP1M350F780C5
EP1M350F780C6
EP1M350F780C7
|
ACTEL CCGA 1152 mechanical
Abstract: CS180 antifuse AX125 AX2000 CQ208 CQ256 FG256 PQ208 ACTEL CCGA 624 mechanical
Text: v2.8 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: v2.5 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: v2.6 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Cyclone V Device Overview 2013.12.26 CV-51001 Subscribe Send Feedback The Cyclone V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and
|
Original
|
PDF
|
CV-51001
|
ACTEL CCGA 624 mechanical
Abstract: ACTEL CCGA 1152 mechanical AX125 AX2000 CQ208 CS180 FG256 PQ208 CQ352 AX1000
Text: v2.7 Axcelerator Family FPGAs u e Leading-Edge Performance • • • • – 350+ MHz System Performance 500+ MHz Internal Performance High-Performance Embedded FIFOs 700 Mb/s LVDS Capable I/Os Specifications • • • • • Up to 2 Million Equivalent System Gates
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Delta39K ISR™ CPLD Family CPLDs at FPGA Densities™ Features • Carry-chain logic for fast and efficient arithmetic operations • Multiple I/O standards supported — LVCMOS 3.3/3.0/2.5/1.8V , LVTTL, 3.3V PCI, SSTL2 (I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+
|
Original
|
PDF
|
Delta39Kâ
64-bit
39K200-208EQFP
39K165
39K200
-233MHz
Delta39K165Z
144-FBGA
|
