CY7C1627KV18 Search Results

CY7C1627KV18 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
Untitled Abstract: No abstract text available Text: CY7C1616KV18, CY7C1627KV18 CY7C1618KV18, CY7C1620KV18 144-Mbit DDR II SRAM 2-Word Burst Architecture 144-Mbit DDR II SRAM 2-Word Burst Architecture Features Configuration • 144-Mbit density 16 M x 8, 16 M × 9, 8 M × 18, 8 M × 36 CY7C1616KV18 – 16 M × 8	Original	PDF	CY7C1616KV18, CY7C1627KV18 CY7C1618KV18, CY7C1620KV18 144-Mbit CY7C1616KV18 CY7C1627KV18 CY7C1618KV18
CY7C1620KV18-250BZXC Abstract: No abstract text available Text: CY7C1618KV18, CY7C1620KV18 144-Mbit DDR II SRAM Two-Word Burst Architecture 144-Mbit DDR II SRAM Two-Word Burst Architecture Features Configuration • 144-Mbit density 8 M x 18, 8 M × 36 CY7C1618KV18 – 8 M × 18 ■ 333 MHz clock for high bandwidth	Original	PDF	CY7C1618KV18, CY7C1620KV18 144-Mbit CY7C1618KV18 CY7C1620KV18-250BZXC
Untitled Abstract: No abstract text available Text: CY7C1618KV18, CY7C1620KV18 144-Mbit DDR II SRAM Two-Word Burst Architecture 144-Mbit DDR II SRAM Two-Word Burst Architecture Features Configuration • 144-Mbit density 8 M x 18, 8 M × 36 CY7C1618KV18 – 8 M × 18 ■ 333 MHz clock for high bandwidth	Original	PDF	CY7C1618KV18, CY7C1620KV18 144-Mbit CY7C1618KV18
Untitled Abstract: No abstract text available Text: CY7C1618KV18/CY7C1620KV18 144-Mbit DDR II SRAM Two-Word Burst Architecture 144-Mbit DDR II SRAM Two-Word Burst Architecture Features Configuration • 144-Mbit density 8 M x 18, 8 M × 36 CY7C1618KV18 – 8 M × 18 ■ 333 MHz clock for high bandwidth CY7C1620KV18 – 4 M × 36	Original	PDF	CY7C1618KV18/CY7C1620KV18 144-Mbit CY7C1618KV18 CY7C1620KV18
Untitled Abstract: No abstract text available Text: CY7C1618KV18, CY7C1620KV18 144-Mbit DDR II SRAM Two-Word Burst Architecture 144-Mbit DDR II SRAM Two-Word Burst Architecture Features Configuration • 144-Mbit density 8 M x 18, 8 M × 36 CY7C1618KV18 – 8 M × 18 ■ 333 MHz clock for high bandwidth	Original	PDF	CY7C1618KV18, CY7C1620KV18 144-Mbit CY7C1618KV18
CY7C1618KV18 Abstract: No abstract text available Text: CY7C1618KV18, CY7C1620KV18 144-Mbit DDR II SRAM 2-Word Burst Architecture 144-Mbit DDR II SRAM 2-Word Burst Architecture Features Configuration • 144-Mbit density 8 M x 18, 8 M × 36 CY7C1618KV18 – 8 M × 18 ■ 333 MHz clock for high bandwidth CY7C1620KV18 – 4 M × 36	Original	PDF	CY7C1618KV18, CY7C1620KV18 144-Mbit CY7C1618KV18 CY7C1618KV18