DB15 MALE TO DB9 FEMALE connector wiring diagram
Abstract: SN74LVC1G97DBV 4996c
Text: User's Guide SLAU298 – November 2009 ADS855xEVM This users guide describes the characteristics, operation, and use of the ADS855xEVM 16/14/12-bit parallel analog to digital converter Evaluation Board. A complete circuit description as well as schematic diagram and bill of materials is included.
|
Original
|
PDF
|
SLAU298
ADS855xEVM
ADS855xEVM
16/14/12-bit
DB15 MALE TO DB9 FEMALE connector wiring diagram
SN74LVC1G97DBV
4996c
|
17d06
Abstract: D01N AD9633 CP-48-13 16d06
Text: FUNCTIONAL BLOCK DIAGRAM AVDD GENERAL DESCRIPTION The AD9253 is a quad, 14-bit, 80 MSPS/105 MSPS/125 MSPS analog-to-digital converter ADC with an on-chip sampleand-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of
|
Original
|
PDF
|
14-Bit,
MSPS/105
MSPS/125
AD9253
48-Lead
02-14-2011-B
CP-48-13
17d06
D01N
AD9633
16d06
|
a52 zener diode
Abstract: MAX5012 MAX5012AEPI MAX5012EVKIT BNC connector "reference plane" amplifier j3A
Text: 19-1286; Rev 0; 6/97 MAX5012 Evaluation Kit • • • • • Power Supplies and Grounding Reference Circuits Latch and Conversion Clocks Digital Input and Controls Analog Output _Applications _Features ♦ Up to 100Msps Conversion Rate
|
Original
|
PDF
|
MAX5012
100Msps
MAX5012EVKIT
MAX5012
a52 zener diode
MAX5012AEPI
MAX5012EVKIT
BNC connector "reference plane"
amplifier j3A
|
cdma clock
Abstract: pll synthesizer for mobile phone jammer mobile phone jammer circuit operation cdma mobile phone jammer mobile jammer tew tcxo C1327 transistor cdma baseband processor mobile phone jammer C1327
Text: PRELIMINARY DATA SHEET SKY20636: CDMA Baseband Analog Processor synthesis for 19.2, 19.68, and 19.8 MHz system clocks. It also provides the capability to accept the CHIPx8 clock from the Mobile Station Modem MSM or equivalent baseband device. The SKY20636 also integrates a VHF PLL synthesizer to
|
Original
|
PDF
|
SKY20636:
SKY20636
32-pin
03190A
cdma clock
pll synthesizer for mobile phone jammer
mobile phone jammer circuit operation
cdma mobile phone jammer
mobile jammer
tew tcxo
C1327 transistor
cdma baseband processor
mobile phone jammer
C1327
|
BU2382FV
Abstract: SSOP-B16
Text: BU2382FV Multimedia ICs Clock generator for digital still camera BU2382FV BU2382FV is a high-performance 2-channel PLL IC. PLL circuit generates necessary clocks by inputting standard clocks of crystal oscillator from outside. Changing a connection of wire can generate any clocks required for any applications of
|
Original
|
PDF
|
BU2382FV
BU2382FV
SSOP-B16
|
GS4911
Abstract: No abstract text available
Text: GS4911A/GS4910A HD/SD/Graphics Clock and Timing Generator with GENLOCK GS4911A/GS4910A Product Brief Key Features Video Clock Synthesis • • • • • • Generates any video or graphics clock up to 165MHz Pre-programmed for 8 video and 13 graphics clocks
|
Original
|
PDF
|
GS4911A/GS4910A
165MHz
GS1532
GS1531
GS4911A
GS4911
|
CMX639E2
Abstract: CMX639 CMX639D4 CMX639P6 cvsd
Text: CMX639 Consumer / Commercial CVSD Digital Voice Codec D/639/1 April 2000 Provisional Issue Features Applications • • • 1.1 Single Chip Full Duplex CVSD Codec • Integrated Input and Output Filters • Robust Coding for Wireless Links • Programmable Sampling Clocks
|
Original
|
PDF
|
CMX639
D/639/1
CMX639
CMX639E2
CMX639D4
CMX639P6
cvsd
|
encoder for PLC DELTA
Abstract: CMX639E2 CVSD 639 CVSD decoder CMX639P6 CVSD decoder CMX639 CMX639D4 application notes on Companding
Text: CMX639 Consumer / Commercial CVSD Digital Voice Codec D/639/2 November 2000 Provisional Issue Features Applications • • • 1.1 Single Chip Full Duplex CVSD codec • Integrated Input and Output Filters • Robust Coding for Wireless Links • Programmable Sampling Clocks
|
Original
|
PDF
|
CMX639
D/639/2
CMX639
encoder for PLC DELTA
CMX639E2
CVSD
639 CVSD decoder
CMX639P6
CVSD decoder
CMX639D4
application notes on Companding
|
C2331
Abstract: AN7871 c2003 100KX-ND C20-21 74ACT174 C3233 equivalent ELT25 SPT7870 SPT7871
Text: AN7871 EVALUATION BOARD APPLICATION NOTE FEATURES APPLICATIONS • 10-Bit Resolution • Conversion Rate Up to 100 MSPS • Separate Sample and Capture Clocks • Adjustable Duty Cycle Clock Drivers • Latched and Buffered Outputs • TTL-Output Test Connector
|
Original
|
PDF
|
AN7871
10-Bit
SPT7871
SPT7871
a-2040-02-01
1092EK-ND
H143-ND
C2003
EB7871
C2331
AN7871
c2003
100KX-ND
C20-21
74ACT174
C3233 equivalent
ELT25
SPT7870
|
MIL-STD-188-113
Abstract: power supply Decoder BS9450 cvsd FX629 FX629J DELTA MODULATION ENCODER AND DECODER
Text: CML Semiconductor Products PRODUCT INFORMATION FX629 Delta Modulation Codec Publication D/629/2 July 1994 Provisional Issue Features/Applications Designed to Meet Mil-Std-188-113 Military Communications Single-Chip Full-Duplex Codec Programmable Sampling Clocks
|
Original
|
PDF
|
FX629
D/629/2
Mil-Std-188-113
FX629ecifications
FX629
FX629J
22-pin
MIL-STD-188-113
power supply Decoder
BS9450
cvsd
FX629J
DELTA MODULATION ENCODER AND DECODER
|
xtal
Abstract: BU2382FV SSOP-B16
Text: 01W095A Clock generator for digital still camera BU2382FV Dimension Units : mm BU2382FV is a high-performance 2-channel PLL IC. PLL circuit generates necessary clocks by inputting standard clocks of crystal oscillator from outside. Changing a connection of wire can generate any
|
Original
|
PDF
|
01W095A
BU2382FV
BU2382FV
SSOP-B16
38182MHz
734475MHz
xtal
SSOP-B16
|
SPT96870
Abstract: 10E151 SPT7870 SPT9687 SPT9712 Amphenol AT SERIES connector TRANSISTOR A52
Text: AN7870 EVALUATION BOARD APPLICATION NOTE FEATURES APPLICATIONS • 10-Bit Resolution • Conversion Rate Up to 100 MSPS • Separate Sample and Capture Clocks • Adjustable Duty Cycle Clock Drivers • All Outputs Are Latched and Buffered • ECL-Output Test Connector
|
Original
|
PDF
|
AN7870
10-Bit
SPT7870
P102FBK-ND
766-143-470-ND
761-1-R51
SPT9687
10-Bit,
SPT96870
10E151
SPT7870
SPT9687
SPT9712
Amphenol AT SERIES connector
TRANSISTOR A52
|
24MHZ
Abstract: 48MHZ PC14 st P 1806
Text: IMISC611 SYSTEM CLOCK CHIP Preliminary, May, 1996 CMOS PLL FREQUENCY TABLE PRODUCT FEATURES S2 S1 S0 CPU PCI n Supports Pentium and Cyrix CPU’s. 50 33.3 n 8 host CPU clocks for additional SDRAM support. 1 55 36.67 n Optional common or mixed supply mode :
|
Original
|
PDF
|
IMISC611
IMISC611xYB
SC611xYB
24MHZ
48MHZ
PC14
st P 1806
|
MX609LH
Abstract: MX609P MX-6092 capacitor 336 50V MX609 MX609DW MX609J encoder 0041
Text: DATA BULLETIN PCN/PCS DELTA MODULATION CODEC MX609 Features Applications Single Chip full Duplex CVSD CODEC On-chip Input and Output Filters Programmable Sampling Clocks 3- or 4-bit Companding Algorithm Powersave Capabilities Low Power, 5.0V Operation
|
Original
|
PDF
|
MX609
22-pin
MX609J
MX609LH
MX609P
MX-6092
capacitor 336 50V
MX609
MX609DW
MX609J
encoder 0041
|
|
asda data sheet
Abstract: asda digital galvanic isolator digital galvanic isolator mbps digital Isolator interface AN375 Si8400 VDE0884 SI8400AB Si8405AB-B-IS
Text: Si840x B IDIRECTIONAL I 2 C I SOLA TORS WITH U NIDIRECTIONAL D IGITA L C HANNELS Features Pin Assignments Independent, bidirectional SDA and SCL isolation channels Open drain outputs with 35 mA sink current Supports 2 I C clocks up to 1.7 MHz
|
Original
|
PDF
|
Si840x
Si8405)
SO-16
asda data sheet
asda
digital galvanic isolator
digital galvanic isolator mbps
digital Isolator interface
AN375
Si8400
VDE0884
SI8400AB
Si8405AB-B-IS
|
P119D
Abstract: C8051F800 CIP-51 QFN-20 QSOP-24 SOIC-16 C8051F805 16 pin diagram of RS 232 C8051F801
Text: C8051F80x-83x Mixed Signal ISP Flash MCU Family Capacitance to Digital Converter - Supports buttons, sliders, wheels, and capacitive High-Speed 8051 µC Core - Pipelined instruction architecture; executes 70% of proximity sensing instructions in 1 or 2 system clocks
|
Original
|
PDF
|
C8051F80x-83x
16-bit
10-Bit
P119D
C8051F800
CIP-51
QFN-20
QSOP-24
SOIC-16
C8051F805
16 pin diagram of RS 232
C8051F801
|
Untitled
Abstract: No abstract text available
Text: 89HT0808P Retimer Evaluation Board Integrated DeviceTechnology DeviceTechnology Integrated 89KTT0808P kit for 8.0Gbps, 4-lane PCIe 3.0 Applications POWER MANAGEMENT | ANALOG & RF | INTERFACE & CONNECTIVITY | CLOCKS & TIMING | MEMORY & LOGIC | TOUCH & USER INTERFACE | VIDEO & DISPLAY | AUDIO
|
Original
|
PDF
|
89HT0808P
89KTT0808P
89HP0808P
REVA0612
|
TDA 1432
Abstract: tda 2050 equivalent siemens sda 9257 h20f4 INC01 TDA 2050 Circuit KSS 27Mhz crystal oscillator H10N4 H20F1
Text: SIEMENS Clock Sync Generator SDA 9257 Preliminary Data MOS 1C Features • All settings made by I2C Bus • PLL lock-in behavior can be set to TV- or VCR mode • Automatic clamping of CVBS input • Provides all horizontal and vertical sync signals and clocks tor operating PAMUX, analog color decoders,
|
OCR Scan
|
PDF
|
P-DIP-28-1
24-MHz
27-MHz
50/60-Hz
UES02217
TDA 1432
tda 2050 equivalent
siemens sda 9257
h20f4
INC01
TDA 2050 Circuit
KSS 27Mhz crystal oscillator
H10N4
H20F1
|
SVC 561 14
Abstract: WD90C30 ICS90C64AN RAMDAC DIP vga 90c64 ICS90C63 ICS90C64AM ICS90C64AV WD90C31 90c64ar6va111095
Text: ICS90C64A Integrated Circuit Systems, Inc. Dual Video/Memory Clock Generator Introduction Features The Integrated Circuit Systems ICS90C64A is a dual clock generator for VGA applications. It simultaneously generates two clocks. One clock is for the video memory, and the other
|
OCR Scan
|
PDF
|
ICS90C64A
ICS90C64A
ICS90C64A)
20-Pin
ICS90C64AN
ICS90C64AM
ICS90C64AV
M62575Ã
SVC 561 14
WD90C30
RAMDAC DIP vga
90c64
ICS90C63
ICS90C64AV
WD90C31
90c64ar6va111095
|
ICS90C64AV
Abstract: No abstract text available
Text: ICS90C64A Integrated Circuit Systems, Inc. Dual Video/Memory Clock Generator Introduction Features The Integrated Circuit Systems ICS90C64A is a dual clock generator for VGA applications. It simultaneously generates two clocks. One clock is for the video memory, and the other
|
OCR Scan
|
PDF
|
ICS90C64A
ICS90C64A
ICS90C63
ICS90C64
QDQ233fl
20-Pin
ICS90C64AV
|
WD90C26
Abstract: wd90c30
Text: ICS90C64A Integrated Circuit Systems, Inc. Dual Video/Mem ory Clock Generator Introduction Features The Integrated Circuit Systems ICS90C64A is a dual clock generator for VGA applications. It simultaneously generates two clocks. One clock is for the video memory, and the other
|
OCR Scan
|
PDF
|
ICS90C64A
ICS90C64A
ICS90C64
8514/A
WD90C20,
WD90C22,
WD90C26,
WD90C30,
D90C3I)
DQQ121b
WD90C26
wd90c30
|
Untitled
Abstract: No abstract text available
Text: ICS90C61A Integrated Circuit Systems, Inc. Dual Video/M em ory Clock G enerator Introduction Features The Integrated Circuit Systems ICS90C61A is a dual clock generator for VGA applications. It simultaneously generates two clocks. One clock is for the video memory, and the other
|
OCR Scan
|
PDF
|
ICS90C61A
ICS90C61A
8514/A
ICS90C61A-XXXN
ICS90C61A-XXXM
ICS90C61A-XXXV
D0D12G7
|
Untitled
Abstract: No abstract text available
Text: MX609 MX* COM, INC. MiXed Signal ICs DATA BULLETIN PCN/PCS DELTA MODULATION CODEC MX609 Features Applications • • • • • • • • • • • Single Chip full Duplex CVSD CODEC On-chip Input and Output Filters Programmable Sampling Clocks 3- or 4-bit Companding Algorithm
|
OCR Scan
|
PDF
|
MX609
MX609
22-pin
MX609J
|
Untitled
Abstract: No abstract text available
Text: ICS90C64A Integrated Circuit Systems, Inc. Dual Video/M em ory Clock Generator Introduction Features The Integrated Circuit Systems ICS90C64A is a dual clock generator for VGA applications. It simultaneously gener ates two clocks. One clock is for the video memory, and the
|
OCR Scan
|
PDF
|
ICS90C64A
ICS90C64A
ICS90C64A)
|