CHN 923
Abstract: RXB 24 ROTA 808300 8176 Datasheets 7495 ddh 3 e JEC 4051 datasheet pearl harbour BAF 8
Text: Meteo HF FAX Agencies #1 1 av 4 http://www.sierrapapa.it/e_fax.htm Meteo Immagini Images Previsioni Satellite Maps - Mappe Weather - Meteo Meteosat click Meteo - Meteosat images on line 24/24h. Meteo - Meteosat images on line FAX Khz 53.60 69.00 111.80 117.40
|
Original
|
PDF
|
24/24h.
CHN 923
RXB 24
ROTA
808300
8176
Datasheets 7495
ddh 3 e
JEC 4051 datasheet
pearl harbour
BAF 8
|
CHN 550
Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
Text: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12
|
Original
|
PDF
|
6004K12
ZNC-B10
ZN-B14
ZNC-B19
ZNC3-B22
ZNC-K19
VXI-11
CHN 550
CHN 545
chn 710
CHN 712
chn 538
CHN 431
CHN 709
CHN 741
chn 738
chn 648 equivalent
|
MCP3912
Abstract: No abstract text available
Text: MCP3912 3V Four-Channel Analog Front End Features: Description: • Four Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th Harmonic), 112 dBFS SFDR for Each Channel • Enables 0.1% Typical Active Power Measurement
|
Original
|
PDF
|
MCP3912
24-bit
16-Bit
MCP3912
|
FRAME2
Abstract: No abstract text available
Text: MCP3919 3V Three-Channel Analog Front End Features: Description: • Three Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th Harmonic), 112 dBFS SFDR for Each Channel • Enables 0.1% Typical Active Power Measurement
|
Original
|
PDF
|
MCP3919
24-bit
16-bit
FRAME2
|
Untitled
Abstract: No abstract text available
Text: MCP3910 3V Two-Channel Analog Front End Features: Description: • Two Synchronous Sampling 24-bit Resolution Delta-Sigma A/D Converters • 93.5 dB SINAD, -107 dBc Total Harmonic Distortion THD (up to 35th harmonic), 112 dB Spurious-Free Dynamic Range (SFDR) for Each
|
Original
|
PDF
|
MCP3910
24-bit
16-bit
Register-60-4-227-8870
|
CHN 847
Abstract: CHN 618
Text: B@?75 ECFC<KLI? BCAB HGN?I D<K=BCFA I?D<O @TQ_`]T^ + 7<C mqcn]bcha ][j[\cfcns + L[n]bcha l_f[s + M[r4chlomb ]oll_hn E[j[]cnil ;66C58gm Hcf_ Ni4@G79:;7= /Eihn[]n g[n_lc[f@ W1CaShO80 + Ghpclihg_hn[f `lc_h^fs jli^o]n /RiJS ]igjfc[hn0 M > ? + Oonfch_ Fcg_hmcihm@ /8?46 r 7946 r 7;4=0gg
|
Original
|
PDF
|
66C58gm
W1CaShO80
CaShO82
7C27D@
6VCE27
6VCE28
886VCE
EOSwB64
JHG86375X37JF@
CHN 847
CHN 618
|
B238B
Abstract: No abstract text available
Text: 642-*B ?A0:7;7/@A>3 ?75;/9 >39/E 4JFVWTJU ^ 9eW ^c_f_]nlc] mnl_hanb /\_nq_h ]icf [h^ ]ihn[]nm0 ^ Tola_ qcnbmn[h^ pifn[a_ oj ni <666WBD2 g_nm GDD Q[ln <> [h^ U_f_]il^c[ ^ Nch4 ]l_j[a_ cm 84;gg /\_nq_h ]icf [h^ ]ihn[]n02 Nch4 ]f_[l[h]_ cm 846gg /\_nq_h ]icf [h^ ]ihn[]n0
|
Original
|
PDF
|
666WBD2
846gg
96gWED0
B238B
|
CHN 219
Abstract: CHN 747 CTSD09SA-07214-ODW CTSD09SA-06815-ODW CHN 227
Text: Dual Polarized 9 0 0 MHz Panel A ntennas im portance. C TSD 900 Panel A ntennas from A ndrew are designed fo r m odern cellu la r base stations. New M icrostrip te chn olo gy brings high perform ance and a trim profile enhances antenna aesthetics. Dual Polarization allows for receive diversity w itho ut the
|
OCR Scan
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: ATM CELL BASED NON-BLOCKING SINGLE CHIP ADVANCED INFORMATION IDT77V500 SWITCH CONTROLLER Integrated D e v i e TechnoJogy, l ie . • Available in a 100-pin Thin Plastic Quad Flat Pack TQFP FEATURES: • Single chip controller for IDT77V400 Switching Memory
|
OCR Scan
|
PDF
|
IDT77V500
100-pin
IDT77V400
IDT77V500
24Gbps
PN100-1)
77V500
|
CHN 747
Abstract: oms 450 DIODE RK 306 CHN 450 E72873 MDD220-06N1 MDD220-08N1 MDD220-12N1 MDD220-14N1 rectifier bridge VU
Text: H71 B IIX Y 4t>flb22b 000171A n iX Y S Diode Modules MDD220 iTAV= 2 x 270 A VRRM = 600-1600 V Vmm V rm , Type V V Version 1 700 900 1300 1500 1700 600 600 1200 1400 1600 M D D 220-08N1 M D D 220-08N 1 M D D 220-12N 1 / z k S - M D D 220-16N1 Sym bol T e s t conditions
|
OCR Scan
|
PDF
|
4bflb52b
000171a
MDD220
MDD220-06N1
MDD220-08N1
MDD220-12N1
MDD220-14N1
MD0220-16N1
MDD220
CHN 747
oms 450
DIODE RK 306
CHN 450
E72873
MDD220-06N1
MDD220-08N1
MDD220-12N1
MDD220-14N1
rectifier bridge VU
|
T472
Abstract: J155-1 747046 813305 63750-1
Text: * » Í « : / t 1 0 8 *»««12*113-14-31 TEL 03 3445-5321 FAX{03)3443-7453 < *> ROHM CORPORATION 2150, C om m erce Drive, San Jose, C A 95131. U.S.A. TEL:(408)432-0500 TW X :9 lO -33 8 -2 1 16 FA X:(408)434-6444 * ± t« m /T 0 2 4 a ^ iM t± m * a 2 -ii- 2 3
|
OCR Scan
|
PDF
|
flfr/T980
Br/T724
3gAffiAglBU3-26
RSi2-9-11
T472
J155-1
747046
813305
63750-1
|
642-102
Abstract: No abstract text available
Text: ísPtgi-'-é-fr-tí-sfc ROHM CORPORATION « s a *» * # 5 t * t / T i 0 8 * * « B > # E S *I3 -1 4 -3 1 TE L 03 34 4 5-5 32 1 F A X (03)3443-7453 2150, C om m erce Drive, San Jose, C A 95131, U.S.A. TE L:(408)432-0500 TW X :910-33B -2116 FAX:{408)434-6444
|
OCR Scan
|
PDF
|
910-33B
642-102
|
CHN 510
Abstract: air condition transistor CHN 137
Text: Te m ic U 6044 B TELEFUNKEN Semiconductors Radiator fan controlled timer Description The bipolar integrated circuit, U 6044 B, is designed as a radiator fan controlled timer. After the ignition is switched off, the thermal switch of the engine can activate the
|
OCR Scan
|
PDF
|
D-74025
CHN 510
air condition
transistor CHN 137
|
HAI 7203
Abstract: ACT8847 74ACT8847 SN74 multiplier
Text: TEXAS INSTR LOGIC SSE D 0^1723 GQÖS7G3 7 SN74ACT8847 64-Bit Floating Point Unit • Meets IEEE Standard for Single- and DoublePrecision Formats • Performs Floating Point and Integer Add, Subtract, Multiply, Divide, Square Root, and Compare • 64-Bit IEEE Divide in 11 Cycles, 64-Bit Square
|
OCR Scan
|
PDF
|
SN74ACT8847
64-Bit
SN74ACT8837
30-ns,
40-ns
50-ns
SN74ACT8847
AGT88X7
HAI 7203
ACT8847
74ACT8847
SN74 multiplier
|
|
|
Untitled
Abstract: No abstract text available
Text: ATM CELL BASED NON-BLOCKING SINGLE CHIP dt) ADVANCED IDT77V500 SWITCH CONTROLLER Integrated De1vice Technology, Inc. • Available in a 100-pin Thin Plastic Quad Flat Pack TQFP) FEATURES: • Single chip controller for IDT77V400 Switching Memory • One IDT77V500 and one IDT77V400 form the core
|
OCR Scan
|
PDF
|
IDT77V500
IDT77V400
IDT77V500
24Gbps
37MHz)
100-pin
PN100-1)
77V500
|
Untitled
Abstract: No abstract text available
Text: SWITCHStAR PRELIMINARY ATM CELL BASED IDT77V500 1.24Gbps NON-BLOCKING INTEGRATED SWITCH CONTROLLER \ * 'fcfcM S’* v \. Features * Single chip controller for IDT77V400 Switching Memory * One IDT77V500 and one IDT77V400 form the core required for a 1.24Gbps 8 x 8 port non-blocking switch
|
OCR Scan
|
PDF
|
IDT77V500
24Gbps
IDT77V500
IDT77V400
300mV
100-pin
|
2N3303
Abstract: T1S57 RJh 3347 2N3680 LA 4301 transistor ITT 2907 2N3792 2N3574 BF173 transistor bf 175
Text: Semiconductor Components Data Book 4 Transistors C o p y rig h t 1971 by T exas In s tru m e n ts L im ited . A ll R ig h ts R eserv ed . P rin te d in th e U n ite d K ingdom . T his b o o k , o r p arts th e re o f, m ay n o t be rep ro d u ce d in any
|
OCR Scan
|
PDF
|
Chiana56
2N3303
T1S57
RJh 3347
2N3680
LA 4301
transistor ITT 2907
2N3792
2N3574
BF173
transistor bf 175
|
Untitled
Abstract: No abstract text available
Text: ADVANCE jp il r p n M MT9LD272 B N , MT18LD472 B(N) 2, 4 MEG X 72 BURST EDO DRAM MODULES BURST EDO IDRAM MODULE 2, 4 MEG x 72 16,32 MEGABYTE, 3.3V,ECC, BURST EDO FEATURES • • • • • • • • • 168-pin, d ual-in-line m em ory m odule (D IM M )
|
OCR Scan
|
PDF
|
MT9LD272
MT18LD472
168-pin,
048-cycle
T18LD
|
Untitled
Abstract: No abstract text available
Text: ADVANCE MICRON1 32 M EGx64 I SDRAM DIMM SYNCHRONOUS DRAM MODULE M T 1 6 L S D T 3 2 6 4 A For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html FEATURES PIN ASSIGNMENT Front View PCIOO-compliant; includes CONCURRENT AUTO
|
OCR Scan
|
PDF
|
168-pin,
256MB
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY MICRON I 2 MEG -PCHNOIOGV IJiC. DRAM MODULE X MT8D264 X 64 DRAM MODULE 2 MEG x 64 16 MEGABYTE, 5V, FAST PAGE OR EDO PAGE MODE FEATURES PIN ASSIGNMENT (Front View) • JEDEC- and industry-standard pinout in a 168-pin, dual-in-line memory module (DIMM)
|
OCR Scan
|
PDF
|
MT8D264
168-pin,
600mW
048-cycle
168-Pin
DE-15)
0D13fl04
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY M IC R O N 1 4 >8 M EG x 72 • BUFFERED DRAM DIMMs HR AM M T 6 L D T 4 7 2 X M T 1 2 L D T 8 7 2 (X ) L d T llJ-M V I R fl IVI III For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html
|
OCR Scan
|
PDF
|
168-pin,
168-PIN
|
Untitled
Abstract: No abstract text available
Text: ADVANCE MICRON1 32 M EGx72 I SDRAM DIMM SYNCHRONOUS DRAM MODULE M T 18L S D T 3272A F o r the late st data sheet revisions, plea se re fe r to the Micron Web site: w w w .m icron.com /m ti/m sp/htm l/datasheet.htm l FEATURES PIN ASSIGNMENT Front View 168-Pin DIMM
|
OCR Scan
|
PDF
|
168-Pin
|
Untitled
Abstract: No abstract text available
Text: ADVANCE 8 8Mb: 512K x 18, 256K x 32/36 PIPELINED, SCD SYNCBURST SRAM MICRON I T E O W O L O O V , INC. MT58L512L18P, MT58L256L32P, MT58L256L36P; MT58L512V18P, MT58L256V32P, MT58L256V36P 8Mb SYNCBURST SRAM 3.3V Supply, 3.3V or 2.5V I/O, Pipelined, Single-Cycle
|
OCR Scan
|
PDF
|
MT58L512L18P,
MT58L256L32P,
MT58L256L36P;
MT58L512V18P,
MT58L256V32P,
MT58L256V36P
MT58L512L18P
|
Untitled
Abstract: No abstract text available
Text: MICRON8 I 4’ 8 H R AM MT6LDT472A X , MT12LDT872A (X) Lsnm vi R fl IVI M EG x 72 NONBUFFERED DRAM DIMMs III For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html FEATURES PIN ASSIGNMENT (Front View)
|
OCR Scan
|
PDF
|
MT6LDT472A
MT12LDT872A
168-Pin
168-pin,
096-cycle
|