Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CHN 703 Search Results

    CHN 703 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CHN 550

    Abstract: CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent
    Text: R&S ZNC/ZND Vector Network Analyzers User Manual ;xíÇ2 User Manual Test & Measurement 1173.9557.02 ─ 26 This manual describes the following vector network analyzer types: ● R&S®ZNC3 (2 ports, 9 kHz to 3 GHz, N connectors), order no. 1311.6004K12


    Original     		PDF 6004K12 ZNC-B10 ZN-B14 ZNC-B19 ZNC3-B22 ZNC-K19 VXI-11 CHN 550 CHN 545 chn 710 CHN 712 chn 538 CHN 431 CHN 709 CHN 741 chn 738 chn 648 equivalent

    CHN G4 141

    Abstract: CHN G4 112 chn 711 chn 832 CHN 833 CHN G4 136 CHN G4 119 TS22 CHN G4 140 XRT86VL32IB
    Text: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JANUARY 2007 REV. 1.2.2 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,


    Original     		PDF XRT86VL3x XRT86VL3x CHN G4 141 CHN G4 112 chn 711 chn 832 CHN 833 CHN G4 136 CHN G4 119 TS22 CHN G4 140 XRT86VL32IB

    CHN G4 136

    Abstract: CHN G4 319 CHN G4 117 CHN G4 CHN 922 equivalent CHN 703 SLC96 alarm frame format chn 711 chn 037 digital clock with alarm using 8051
    Text: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JULY 2006 REV. 1.2.0 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,


    Original     		PDF XRT86VL3x XRT86VL3x CHN G4 136 CHN G4 319 CHN G4 117 CHN G4 CHN 922 equivalent CHN 703 SLC96 alarm frame format chn 711 chn 037 digital clock with alarm using 8051

    CHN G4 136

    Abstract: chn 711 CHN G4 141 CHN G4 124 CHN G4 137 CHN 423
    Text: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JANUARY 2007 REV. 1.2.2 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,


    Original     		PDF XRT86VL3x XRT86VL3x CHN G4 136 chn 711 CHN G4 141 CHN G4 124 CHN G4 137 CHN 423

    chn 832

    Abstract: CHN G4 112 H100 Block Diagram ST CHN 510 CHN 703 E1 PCM encoder XRT86VL34 chn 037 digital clock with alarm using 8051 ta 8268
    Text: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION OCTOBER 2007 REV. 1.2.3 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,


    Original     		PDF XRT86VL3x XRT86VL3x chn 832 CHN G4 112 H100 Block Diagram ST CHN 510 CHN 703 E1 PCM encoder XRT86VL34 chn 037 digital clock with alarm using 8051 ta 8268

    CHN G4 136

    Abstract: CHN G4 117 CHN G4 112 CHN G4 140 wireless 4-bit data transmission using 8051 64126 CHN 523 CHN G4 115
    Text: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JULY 2006 REV. 1.2.1 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,


    Original     		PDF XRT86VL3x XRT86VL3x CHN G4 136 CHN G4 117 CHN G4 112 CHN G4 140 wireless 4-bit data transmission using 8051 64126 CHN 523 CHN G4 115

    Digital Alarm Clock using 8051

    Abstract: chn 448 chn 706 CHN 632 CHN 703 RAM 2112 256 word 32.768mhz pin hole thru chn 608 microcontroller 8051 application of alarm clock octal tri state buffer ic
    Text: áç XRT84L38 OCTAL T1/E1/J1 FRAMER FEBRUARY 2004 REV. 1.0.0 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications.


    Original     		PDF XRT84L38 XRT84L38 Digital Alarm Clock using 8051 chn 448 chn 706 CHN 632 CHN 703 RAM 2112 256 word 32.768mhz pin hole thru chn 608 microcontroller 8051 application of alarm clock octal tri state buffer ic

    CHN G4 136

    Abstract: chn7 SA8 357 TR54016 XRT83L38 XRT84L38 XRT84L38IB 7174B 8ch LOW SATURATION DRIVER C1-168
    Text: XRT84L38 OCTAL T1/E1/J1 FRAMER SEPTEMBER 2006 REV. 1.0.1 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error


    Original     		PDF XRT84L38 XRT84L38 CHN G4 136 chn7 SA8 357 TR54016 XRT83L38 XRT84L38IB 7174B 8ch LOW SATURATION DRIVER C1-168

    CHN G4 124

    Abstract: CHN G4 329
    Text: áç XRT84L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER JULY 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT84L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framing controller. The XRT84L38 contains an integrated DS1/E1/J1 framer which provides DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications.


    Original     		PDF XRT84L38 XRT84L38 CHN G4 124 CHN G4 329

    rbs 6201 manual

    Abstract: rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.4 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L38 contains an integrated DS1/


    Original     		PDF XRT86L38 XRT86L38 TR54016, G-703, rbs 6201 manual rbs 6201 POWER CONSUMPTION chn 452 rbs 6201 specification chn 710 SCR PIN CONFIGURATION CHN 035 RBS 6201 INFORMATION SDH 209 rbs 6201 LOP 36 AF

    add 2201

    Abstract: l 7135 MOTOROLA MP
    Text: XRT86L34 PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2003 REV. P1.0.2 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution. The XRT86L34 contains an integrated DS1/ E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/


    Original     		PDF XRT86L34 XRT86L34 add 2201 l 7135 MOTOROLA MP

    CHN 648

    Abstract: chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.5 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original     		PDF XRT86L38 XRT86L38 CHN 648 chn 542 CHN 612 diode CHN 552 CHN 628 CHN 522 CHN 632 chn 637 chn 621 CHN 631

    CHN 612 diode

    Abstract: CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535
    Text: áç XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO AUGUST 2004 REV. P1.1.6 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original     		PDF XRT86L38 XRT86L38 CHN 612 diode CHN 545 CHN 648 chn 542 CHN 519 ST chn 624 CHN 507 SCR PIN CONFIGURATION CHN 035 CHN 522 CHN 535

    chn 924

    Abstract: chn 648 equivalent
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original     		PDF XRT86L38 XRT86L38 TR54016, G-703, chn 924 chn 648 equivalent

    CHN G4 141

    Abstract: No abstract text available
    Text: XRT86L38 PRELIMINARY PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L38 provides protection


    Original     		PDF XRT86L38 XRT86L38 CHN G4 141

    CHN G4 309

    Abstract: 40 serice free DMO 565 R CHN 932
    Text: xr XRT86L38 PRELIMINARY OCTAL T1/E1/J1 FRAMER/LIU COMBO JANUARY 2005 REV. P1.1.7 GENERAL DESCRIPTION The XRT86L38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .


    Original     		PDF XRT86L38 XRT86L38 CHN G4 309 40 serice free DMO 565 R CHN 932

    DMO 565 R

    Abstract: chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00
    Text: XRT86VL32 PRELIMINARY PRELIMINARY DUAL T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.0.0 GENERAL DESCRIPTION The XRT86VL32 is a two-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL32 provides protection


    Original     		PDF XRT86VL32 XRT86VL32 DMO 565 R chn 648 equivalent CHN 507 CHN 618 CHN 552 TS13 SCR PIN CONFIGURATION CHN 035 dmo 265 chn 605 nB00

    CHN 932

    Abstract: No abstract text available
    Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO APRIL 2004 REV. P1.1.0 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original     		PDF XRT86L34 XRT86L34 CHN 932

    DMO 565 R

    Abstract: CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB
    Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO MAY 2004 REV. P1.1.1 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original     		PDF XRT86L34 XRT86L34 DMO 565 R CHN 652 CHN 933 chn 539 W0104 CHN 628 CHN 523 chn 648 equivalent 3667 ict XRT86L34IB

    DMO 565 R

    Abstract: chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent
    Text: XRT86L34 PRELIMINARY PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO JUNE 2004 REV. P1.1.3 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy . The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86L34 provides protection


    Original     		PDF XRT86L34 XRT86L34 DMO 565 R chn 656 chn 637 chn 547 CHN 549 dmo 265 CHN 922 equivalent CHN 632 CHN 645 chn 648 equivalent

    Untitled

    Abstract: No abstract text available
    Text: 256 Kilobit 32K x 8 SuperFlash MTP SST27SF256 Prelim inary Specifications FEATURES: • • 5.0V Read Operation (4.5V to 5.5V) • Does Not Require UV Source Chip Erase Time: 100 ms • TTL I/O Compatibility Low Power Consumption • JEDEC Standard Byte-wide EPROM Pinouts


    OCR Scan     		PDF SST27SF256 28-Pin 32-Pin SST27SF256_ S-016

    CHN 703

    Abstract: c 2665 transistor MRF511
    Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA T he RF L ine HIGH FREQUENCY TRANSISTOR NPN SILICON HIGH FREQUENCY TRANSISTOR NPN SILICO N . . . designed s p e c ific a lly fo r broadband a p p lica tio n s re q u irin g low d is to rtio n ch a ra c te ristic s and noise fig u re .


    OCR Scan     		PDF MRF511 CHN 703 c 2665 transistor MRF511

    Untitled

    Abstract: No abstract text available
    Text: 1.0 HDSL Systems 1.1 HTU Applications The High-Bit-Rate Digital Subscriber Line HDSL is a simultaneous full-duplex transmission scheme, which uses twisted-pair wire cables as the physical medium to transport signals between standard types of network or subscriber communica­


    OCR Scan     		PDF N8953ADSC

    ST MEET CHN 507

    Abstract: CHN 801 diode CHN 507 TRANSISTOR chn 408 MOSFET 818 ln LT10541 typical 2n2222 npn transistors
    Text: r r u t m i TECHNOLOGY 1/ _ LT1054 S w itch ed -C ap a citor Voltage C onverter with Regulator F€ flTU R € S D C S C R IP T IO n • ■ ■ ■ ■ ■ ■ ■ ■ The LT1054 is a monolithic, bipolar, switched-capacitor voltage converter and regulator. The LT1054 provides


    OCR Scan     		PDF LT1054 LT1054 100mA ST MEET CHN 507 CHN 801 diode CHN 507 TRANSISTOR chn 408 MOSFET 818 ln LT10541 typical 2n2222 npn transistors