parallel data transfer using 8155 chip
Abstract: No abstract text available
Text: 8155 Security Processor Data Sheet Hifn Confidential DE-0011-05, 10/23/08, Hi/fn , Inc. All rights reserved. 10/08 No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form by any means without the written permission of Hi/fn, Inc. “Hifn”
|
Original
|
PDF
|
DE-0011-05,
DE-0011-05
parallel data transfer using 8155 chip
|
ATA07
Abstract: MAX708 pwr ing sd
Text: EV-48006 Evaluation Board for the GT-48006 Preliminary Revision 1.1 3/9/98 http://www.galileoT.com [email protected] Tel 408 367-1400 Fax (408)367-1401 EV-48006 Evaluation Board for the GT-48006 1. Introduction The EV-48006 Evaluation Board for the GT-48006 implements a 2-port 10/100 Ethernet bridge in a small formfactor.
|
Original
|
PDF
|
EV-48006
GT-48006
EV-48006
GT-48006
LTX98x
-33MHz
TXD00
ATA07
MAX708
pwr ing sd
|
Untitled
Abstract: No abstract text available
Text: 8155 Network Security Processor Device Specification Intelligent Secure Networking Hifn Confidential . DE-0011-02, 5/4/06, Hi/fn , Inc. All rights reserved. 05/06 No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into
|
Original
|
PDF
|
DE-0011-02,
DE-0011-02
|
mk3801
Abstract: intel dg 41 crb z8080 z80 ef9345 compatibility with TS68008 TS68008 TS68008CP8 plc programming languages Z8038 8085 microprocessor based traffic control system
Text: 16 BIT MPUs & ASSOCIATED PERIPHERALS DATABOOK 1st EDITION APRIL 1989 USE IN LIFE SUPPORT MUST BE EXPRESSLY AUTHORIZED SGS-THOMSON' PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITIEN APPROVAL OF THE PRESIDENT OF SGS-THOMSON
|
Original
|
PDF
|
TS68000
TS68000
mk3801
intel dg 41 crb
z8080
z80 ef9345
compatibility with TS68008
TS68008
TS68008CP8
plc programming languages
Z8038
8085 microprocessor based traffic control system
|
IT8512
Abstract: GF-GO7600-N-B1 jmb363 CLEVO ITE IT8512 CIR lm3580 z3730 MOSFET IRF 708 Z1507 8 pin ic sdc 3733
Text: Preface LCD Computer LV22C/LV22N/LV19C/LV19N Series Service Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein is for reference only and does not constitute a commitment on the part of the manufacturer or any subsequent vendor. They assume no responsibility or liability for any errors or inaccuracies that may appear in this publication nor are
|
Original
|
PDF
|
LV22C/LV22N/LV19C/LV19N
GPF32
2N7002
SN74AHC1G125DCKR
BAV99
C126D126
C126D126
BAV99
IT8512
GF-GO7600-N-B1
jmb363
CLEVO
ITE IT8512 CIR
lm3580
z3730
MOSFET IRF 708
Z1507
8 pin ic sdc 3733
|
Untitled
Abstract: No abstract text available
Text: 8170 Security Processor Data Sheet Hifn Confidential DE-0014-02, 10/23/08, Hi/fn , Inc. All rights reserved. 10/08 No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form by any means without the written permission of Hi/fn, Inc. “Hifn”
|
Original
|
PDF
|
DE-0014-02,
DE-0014-02
|
scart to vga
Abstract: schematic diagram of TV memory writer MC 7805 CK samsung crt monitor rgb cable schematic diagram scart to vga IGS003 bdac for cpu IGS TECHNOLOGIES m1d 95 free vga to rca schematic
Text: CyberPro2010 Data Sheet Revision 2.01 &\EHU3UR CyberPro2010 Key Features Multimedia Graphics • 64-bit GUI Graphics • 200 MHz RAMDAC • Shadow register compatibility for popular video Accelerator and games Enhanced Digital TV TV Encoder • 6 on-chip DACS provide simultaneous S-video,
|
Original
|
PDF
|
CyberPro2010
CyberPro2010
64-bit
ITU-BT656/601
128x48
scart to vga
schematic diagram of TV memory writer
MC 7805 CK
samsung crt monitor rgb cable
schematic diagram scart to vga
IGS003
bdac for cpu
IGS TECHNOLOGIES
m1d 95
free vga to rca schematic
|
TS68008CP8
Abstract: 24182 ef9367 EF6850 SN74LS73 SG 6CA SH 05.22 48-PIN A0-A21 TS68000
Text: ^ S C S -T H O M S O N D g l( e m i( g T [ R M O ( g S T S 6 8 0 0 8 8/16-B IT MICROPROCESSOR WITH 8-B IT DATA BUS • ■ ■ ■ ■ ■ ■ 17 32-BIT DATA AND ADDRESS REGISTERS 56 BASIC INSTRUCTION TYPES EXTENSIVE EXCEPTION PROCESSING MEMORY MAPPED I/O
|
OCR Scan
|
PDF
|
TS68008
8/16-BIT
32-BIT
TS68000
TS68008
TS68000
16-bit
TS68008CP8
24182
ef9367
EF6850
SN74LS73
SG 6CA
SH 05.22
48-PIN
A0-A21
|
8211
Abstract: OTI-8211 microsparc RISC processor settop box block diagram ta 8211 CCIR601 "RF Demodulator" Ta561
Text: O T I-8 2 1 1 MPEG-2 Decoder for Digital Television Systems product _ features The OTI-8211 is a highly integrated, single-chip real-time decoder for video and audio decompression as well as demultiplexing of MPEG system level compressed data streams.
|
OCR Scan
|
PDF
|
IS011172
IS013818
CCIR601
720x480
720x576
55-Mbps
15-Mbps
18-bit
16-bit
8211
OTI-8211
microsparc RISC processor
settop box block diagram
ta 8211
"RF Demodulator"
Ta561
|
ma6208
Abstract: LSI05 LS100 MA12 D-11-023 mudata
Text: LS105 ". I-Cube SATC Controller Features Description • 33 M H z 32-bit PCI bus interface, 8 interrupt lines to support up to 8 LSlOOs. • 32/48 bit Interface with standard asynchronous SRAM to cache up to 64K MAC addresses. • Supports Port based Y L A N with internal port
|
OCR Scan
|
PDF
|
32-bit
LS105.
LS105
LS105
D-11-023
ma6208
LSI05
LS100
MA12
D-11-023
mudata
|
WE32101
Abstract: XORB eisc oxc7 0B11-R TC292
Text: W E 32100 M icrop ro c es s o r Description The W E 32100 M ic ro p ro c e s s o r CPU is a h ig h p e rfo rm a n ce , s in g le -c h ip , 3 2 -b it cen tra l pro cessing u n it de sig ned fo r e ffic ie n t o p e ra tio n in a high -leve l la n g u a g e en viro n m e n t. It pe rfo rm s all the system
|
OCR Scan
|
PDF
|
32-bit
32-bit)
16-bit)
225pF)
WE32101
XORB
eisc
oxc7
0B11-R
TC292
|
AD27C64
Abstract: I-CUBE D2716-6 100BASE-FX 10BASE2 10BASE5 LS100 AD28C "network interface controller"
Text: I-Cube* LS10° Quad-Port Ethernet Switch Interface Description Features • Supports both 10 and 100 Mb Ethernet, selectable on a per-port basis • Cut-through or Store-and-Forward switching, selectable on a per-port basis • Supports both Half Duplex and Full Duplex,
|
OCR Scan
|
PDF
|
LS100
D-ll-009
AD27C64
I-CUBE
D2716-6
100BASE-FX
10BASE2
10BASE5
AD28C
"network interface controller"
|
Untitled
Abstract: No abstract text available
Text: Openbus I/F Components - VMEbus User Manual 3.0 3.1 DARF Description Introduction This section describes the Data Address Register File DARF . A general architectural description of the DARF is provided, followed by detailed descriptions of the signal pins
|
OCR Scan
|
PDF
|
|
tA393
Abstract: A393A a393 A293 A2903 la2903 SENSOR DOOR BELL A193 MA193 tA293A
Text: MA1 93/ 2 9 3 / 3 9 3 /2 9 0 3 Low-Power, Low-Offset Dual Comparators F A IR C H IL D A S chlum berger C om pany L inear P ro d u cts D escrip tio n The ¿tA193 s e rie s c o n s is ts of tw o independent p re c is io n v o lta g e c o m p a ra to rs d e sig n ed s p e c ific a lly
|
OCR Scan
|
PDF
|
MA193/293/393/2903
jtA193
tA393
A393A
a393
A293
A2903
la2903
SENSOR DOOR BELL
A193
MA193
tA293A
|
|
|
Untitled
Abstract: No abstract text available
Text: ADV601 Preliminary Data Sheet January 1996 For current information contact Analog Devices at 617 461-3881 APPLICATIONS FEATURES • Precise Compressed Bit Rate Control • Field Independent Compression • Flexible Video Interface Supports All Common Formats, Including CCIR-656
|
OCR Scan
|
PDF
|
ADV601
CCIR-656
32-Bit
CCIR-601
|
29C660
Abstract: C14A BYW1
Text: Advanced Micro CMOS Cascadable 32-Bit Error Detection and Correction Circuit Devices Am29C660/A/B/C/D/E DISTINCTIVE CHARACTERISTICS • ■ ■ ■ Improves memory reliability - Corrects alt single-bit errors. Detects all double- and some triple-bit errors
|
OCR Scan
|
PDF
|
Am29C660/A/B/C/D/E
32-Bit
Am29C660
1Q565C-015A
10S65C-016A
10565c-017a
10s65c-018a
29C660
C14A
BYW1
|
GPI05
Abstract: ma6208 mudata lS105 GPI07 TDA 1106
Text: LS105 ". I-C ube SATC Controller Features Description • 33 M Hz 32-bit PCI bus interface, 8 interrupt lines to support up to 8 LSlOOs. • 32/48 bit Interface with standard asynchronous SRAM to cache up to 64K MAC addresses. • Supports Port based YLAN with internal port
|
OCR Scan
|
PDF
|
32-bit
LS105.
LS105
D-11-023
GPI05
ma6208
mudata
GPI07
TDA 1106
|
