Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    UG076 Search Results

    SF Impression Pixel

    UG076 Price and Stock

    TE Connectivity 5767039-2

    Board to Board & Mezzanine Connectors MICTOR,RA PLUG,076 .093PCB,ASY
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TTI 5767039-2 Tube 28
    • 1 -
    • 10 -
    • 100 $42.87
    • 1000 $40.39
    • 10000 $39.6
    Buy Now

    UG076 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    RX-2C G

    Abstract: tx2c transmitter TX 2E 1240 picosecond tx-2b equivalent Gigabyte 848 TX-2B RX-2B ROSENBERGER RX_2B XENPAK70
    Text: Virtex-4 RocketIO Multi-Gigabit Transceiver User Guide UG076 v4.1 November 2, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG076 8B/10B RX-2C G tx2c transmitter TX 2E 1240 picosecond tx-2b equivalent Gigabyte 848 TX-2B RX-2B ROSENBERGER RX_2B XENPAK70

    AM3 pinout diagram

    Abstract: SX35 SX35 virtex XC4VLX25-SF363 AM1 marking FF1148 UG075 The Virtex-4 LC system board K155 AH512
    Text: Virtex-4 FPGA Packaging and Pinout Specification UG075 v3.3 September 19, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG075 10CESnL 10CESnR AM3 pinout diagram SX35 SX35 virtex XC4VLX25-SF363 AM1 marking FF1148 UG075 The Virtex-4 LC system board K155 AH512

    MP21608S221A

    Abstract: UG198 FERRITE-220 GTX tile oversampling recovered clock ROSENBERGER verilog code for linear interpolation filter aurora GTX BLM15HB221SN1 gearbox rev maxim DVB
    Text: Virtex-5 FPGA RocketIO GTX Transceiver User Guide UG198 v2.1 November 17, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG198 MP21608S221A UG198 FERRITE-220 GTX tile oversampling recovered clock ROSENBERGER verilog code for linear interpolation filter aurora GTX BLM15HB221SN1 gearbox rev maxim DVB

    ug196

    Abstract: johnson tiles GTX tile oversampling recovered clock XC5VLX30T-FF323 aurora GTX ROSENBERGER XC5VSX50TFF665 2F-15 UCF virtex-4 BLM15HB221SN1
    Text: Virtex-5 FPGA RocketIO GTP Transceiver User Guide UG196 v2.0 June 10, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG196 ug196 johnson tiles GTX tile oversampling recovered clock XC5VLX30T-FF323 aurora GTX ROSENBERGER XC5VSX50TFF665 2F-15 UCF virtex-4 BLM15HB221SN1

    South Bridge ALI M1535

    Abstract: alaska atx 250 p4 ALi M1535D marvell ibis 88e1111 fsp250-60 ali m1535 m1535d manual ALi M1535D marvell ibis M1535
    Text: ML410 Embedded Development Platform User Guide UG085 v1.7.2 December 11, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF ML410 UG085 UG018, DS302, UG076, DS080, South Bridge ALI M1535 alaska atx 250 p4 ALi M1535D marvell ibis 88e1111 fsp250-60 ali m1535 m1535d manual ALi M1535D marvell ibis M1535

    sgmii specification ieee

    Abstract: ENG-46158 virtex-7 1000BASE-X sfp sgmii traffic light controller vhdl coding verilog hdl code for traffic light control ISERDES SPARTAN 6 ethernet vhdl ethernet spartan 3a vhdl ethernet spartan 3e
    Text: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.2 DS264 January 18, 2012 Product Specification Introduction The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access


    Original
    PDF 1000BASE-X DS264 ENG-46158) sgmii specification ieee ENG-46158 virtex-7 1000BASE-X sfp sgmii traffic light controller vhdl coding verilog hdl code for traffic light control ISERDES SPARTAN 6 ethernet vhdl ethernet spartan 3a vhdl ethernet spartan 3e

    XC4VFX60-10FF1152C

    Abstract: XAPP704
    Text: Virtex-4 Data Sheet: DC and Switching Characteristics R DS302 v2.0 December 11, 2006 Preliminary Product Specification Virtex-4 Electrical Characteristics Virtex -4 FPGAs are available in -12, -11, and -10 speed grades, with -12 having the highest performance.


    Original
    PDF DS302 XC4VFX60-10FF1152C XAPP704

    XAPP705

    Abstract: No abstract text available
    Text: Virtex-4 Data Sheet: DC and Switching Characteristics R DS302 v3.0 September 28, 2007 Product Specification Virtex-4 Electrical Characteristics Virtex -4 FPGAs are available in -12, -11, and -10 speed grades, with -12 having the highest performance. Virtex-4 DC and AC characteristics are specified for both


    Original
    PDF DS302 s8/10/07 XC4VFX140, XC4VFX40, XC4VFX100, XC4VFX140. XAPP705

    UG196

    Abstract: MP21608S221A xc5vlx30t-ff323 XC5VLX155T-FF1738 XC5VSX50TFF665 direct sequence spread spectrum virtex-5 FERRITE-220 FF1136 XC5VLX30T-FF665 XC5VLX110T-FF1738
    Text: Virtex-5 FPGA RocketIO GTP Transceiver User Guide UG196 v2.1 December 3, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG196 time16 UG196 MP21608S221A xc5vlx30t-ff323 XC5VLX155T-FF1738 XC5VSX50TFF665 direct sequence spread spectrum virtex-5 FERRITE-220 FF1136 XC5VLX30T-FF665 XC5VLX110T-FF1738

    traffic light controller vhdl coding

    Abstract: ENG-46158 1000BASE-X sfp sgmii sgmii specification ieee 1000base-x xilinx verilog code for 10 gb ethernet vhdl code for mac transmitter vhdl code for ethernet mac spartan 3 gtx 970 verilog hdl code for traffic light control
    Text: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.3 DS264 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access


    Original
    PDF 1000BASE-X DS264 ENG-46158) traffic light controller vhdl coding ENG-46158 1000BASE-X sfp sgmii sgmii specification ieee 1000base-x xilinx verilog code for 10 gb ethernet vhdl code for mac transmitter vhdl code for ethernet mac spartan 3 gtx 970 verilog hdl code for traffic light control

    OPB AC97 Sound Controller

    Abstract: digital mixer verilog code MGTs transistor C458 33OUF Dallas DS123 XC2VP30 AC97 XCF32P LXT972
    Text: Xilinx University Program Virtex-II Pro Development System Hardware Reference Manual UG069 v1.2 July 21, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original
    PDF UG069 com/ds/LM/LM4550 com/docs/prod/folders/print/tpa6111a2 com/ds/FM/FMS3818 edu/ece412/References/XUP/LXT972 com/lit/ds/symlink/tps54616 C1003 C1144 C1020 P1552 OPB AC97 Sound Controller digital mixer verilog code MGTs transistor C458 33OUF Dallas DS123 XC2VP30 AC97 XCF32P LXT972

    ML421

    Abstract: 2310 fx ML320 ML423 ML325 sp002 DS083 DS112 ML321 ML323
    Text: Aurora v3.0 DS128 September 19, 2008 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP Aurora core implements the Aurora protocol on Virtex -II Pro and Virtex-4 FX FPGAs. The core can use up to 20 Virtex-II Pro or 24 Virtex-4 FPGA RocketIO™ multi-gigabit transceivers


    Original
    PDF DS128 ML421 2310 fx ML320 ML423 ML325 sp002 DS083 DS112 ML321 ML323

    ML421

    Abstract: LX110T microblaze v7 td 232 v8 XAPP955 virtex 5 fpga ethernet to pc ChipScope XILINX/FPGA Virtex 6 RS232 Driver DS11 GT11
    Text: Application Note: 10-Gigabit Ethernet Hardware Demonstration Platform 10-Gigabit Ethernet Hardware Demonstration Platform R XAPP955 v1.3 September 19, 2008 Summary This 10-Gigabit Ethernet Hardware Demonstration Platform application note describes the functionality of the LogiCORE IP 10-Gigabit Ethernet and XAUI cores in Xilinx FPGA


    Original
    PDF 10-Gigabit XAPP955 10GEMAC) ML421 LX110T microblaze v7 td 232 v8 XAPP955 virtex 5 fpga ethernet to pc ChipScope XILINX/FPGA Virtex 6 RS232 Driver DS11 GT11

    UG071

    Abstract: xilinx code for 8-bit serial adder xc4vlx40 pin PRBS7
    Text: Virtex-4 Data Sheet: DC and Switching Characteristics R DS302 v1.14.1 June 23, 2006 Preliminary Product Specification Virtex-4 Electrical Characteristics Virtex -4 FPGAs are available in -12, -11, -10 speed grades, with -12 having the highest performance.


    Original
    PDF DS302 UG071 xilinx code for 8-bit serial adder xc4vlx40 pin PRBS7

    Untitled

    Abstract: No abstract text available
    Text: Virtex-4 Data Sheet: DC and Switching Characteristics R DS302 v1.17 October 6, 2006 Preliminary Product Specification Virtex-4 Electrical Characteristics Virtex -4 FPGAs are available in -12, -11, and -10 speed grades, with -12 having the highest performance.


    Original
    PDF DS302 XC4VFX12-11, XC4VFX20-11, XC4VFX60-11, XC4VFX100-11

    Untitled

    Abstract: No abstract text available
    Text: í ChipScope Pro 13.1 Software and Cores User Guide [] UG029 v13.1 March 1, 2011 [] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    PDF UG029 UG192, UG370,

    XQR4VSX55

    Abstract: CF1140 CF1509 AM3 pinout diagram VIRTEX 4 LX200 CF1144 xqr4vlx200 UG-496 UG070 am24 "pin compatible"
    Text: Virtex-4 QV FPGA FPGA Ceramic Ceramic Packaging and Packaging Pinout Specifications and [Guide Subtitle] [optional] UG496 v1.0 April 2, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original
    PDF UG496 CF1140 CF1144 FX140 LX200 CF1509 XQR4VSX55 CF1140 CF1509 AM3 pinout diagram VIRTEX 4 LX200 CF1144 xqr4vlx200 UG-496 UG070 am24 "pin compatible"

    verilog code of prbs pattern generator

    Abstract: free verilog code of prbs pattern generator verilog code 16 bit LFSR in PRBS VHDL CODE FOR 16 bit LFSR in PRBS verilog code 16 bit LFSR verilog code 8 bit LFSR in scrambler vhdl code for 16 prbs generator vhdl code 16 bit LFSR prbs pattern generator prbs using lfsr
    Text: Application Note: Virtex-4 Family of FPGAs R Virtex-4 RocketIO Bit-Error Rate Tester Author: Vinod Kumar Venkatavaradan XAPP713 v1.1 April 18, 2007 Summary This application note describes the implementation of a Virtex -4 RocketIO™ bit-error rate tester (XBERT) reference design. The XBERT reference design generates and verifies nonencoded or 8B/10B-encoded high-speed serial data on one or multiple point-to-point links


    Original
    PDF XAPP713 8B/10B-encoded 40-bit verilog code of prbs pattern generator free verilog code of prbs pattern generator verilog code 16 bit LFSR in PRBS VHDL CODE FOR 16 bit LFSR in PRBS verilog code 16 bit LFSR verilog code 8 bit LFSR in scrambler vhdl code for 16 prbs generator vhdl code 16 bit LFSR prbs pattern generator prbs using lfsr

    ML421

    Abstract: ug070 ML424 ACE FLASH 4VFX100 XAPP713 ML423 ML425 XC4VFX140 XC4VFX20
    Text: Virtex-4 RocketIO Bit-Error Rate Tester User Guide ML42x Development Platforms UG242 v1.0 June 22, 2006 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate


    Original
    PDF ML42x UG242 communicati80 3ae-2002, ML421 ug070 ML424 ACE FLASH 4VFX100 XAPP713 ML423 ML425 XC4VFX140 XC4VFX20

    FTRJ8519P1

    Abstract: qlogic 2300 verilog code for fibre channel SP2111 FTRJ8519P1xNL X3-297-1997 FTRJ-8519 FTRJ-851 ftrj8519 R2002
    Text: Fibre Channel v3.4 DS270 April 24, 2009 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP Fibre Channel FC core provides a flexible core for use in any non-loop FC port and can run at 1, 2, and 4 Gbps. The FC core includes credit management features as well as the FC (old) Port State


    Original
    PDF DS270 Virtex-41, 4VFX20 FTRJ8519P1 qlogic 2300 verilog code for fibre channel SP2111 FTRJ8519P1xNL X3-297-1997 FTRJ-8519 FTRJ-851 ftrj8519 R2002

    V4FX60

    Abstract: ML424 ML421 V4FX20 MPA06 ML423 F1 J37 J119 RocketIO j131
    Text: ML42x User Guide Virtex-4 FX FPGA RocketIO Characterization Platform UG087 v1.3 May 30, 2008 R P/N 0402349-02 R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original
    PDF ML42x UG087 MPD00 MPD01 MPD02 MPD03 MPD04 MPD05 MPD06 MPD07 V4FX60 ML424 ML421 V4FX20 MPA06 ML423 F1 J37 J119 RocketIO j131

    FF1148 raw material properties

    Abstract: BIM G18 Y1 XQ4VSX55 xc4vlx25-10ffg668 XC4VFX60 ROCKETIO H8 hitachi programming manual Hearing Aid Circuit Diagram spartan ucf file 6 Virtex4 XC4VFX60 UG072 xi
    Text: QPro Virtex-4 Extended Temperature FPGAs DC and Switching Characteristics R DS595 v1.2 December 20, 2007 Preliminary Product Specification QPro Virtex-4 Electrical Characteristics QPro Virtex™-4 FPGAs are available in -10 speed grade and qualified for industrial (TJ = –40°C to +100°C), and for


    Original
    PDF DS595 10CESnL 10CESnR 10CES 10CESn UG075 FF1148 raw material properties BIM G18 Y1 XQ4VSX55 xc4vlx25-10ffg668 XC4VFX60 ROCKETIO H8 hitachi programming manual Hearing Aid Circuit Diagram spartan ucf file 6 Virtex4 XC4VFX60 UG072 xi

    XC4vfx12 ff668

    Abstract: xc4vfx100-11
    Text: Virtex-4 Data Sheet: DC and Switching Characteristics R DS302 v2.3 August 10, 2007 Preliminary Product Specification Virtex-4 Electrical Characteristics Virtex -4 FPGAs are available in -12, -11, and -10 speed grades, with -12 having the highest performance.


    Original
    PDF DS302 UG070. XC4vfx12 ff668 xc4vfx100-11

    AD9520-x

    Abstract: AD9516 AD9520 AD9522 CR10 AD9520Eval
    Text: Evaluation Board User Guide UG-076 One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com AD9520-x Evaluation Board FEATURES GENERAL DESCRIPTION Simple power connection using 6 V wall adapter and


    Original
    PDF UG-076 AD9520-x UG08746-0-1/10 AD9516 AD9520 AD9522 CR10 AD9520Eval