Lpddr2 Idd7
Abstract: Jedec lpddr2 216-ball LPDDR 8Gb lpddr2-s2
Text: 256Mb LPSDR SDRAM NT6SM8M32AK Feature Options Fully synchronous; all signals registered on positive edge of Marking VDD /VDDQ system clock -1.8V/1.8V M Internal, pipelined operation; column address can be changed Configuration every clock cycle
|
Original
|
PDF
|
256Mb
NT6SM8M32AK
-16Meg
-54-ball
-90-ball
x13mm)
16M16
Lpddr2 Idd7
Jedec lpddr2
216-ball
LPDDR 8Gb
lpddr2-s2
|
NT6SM16M16AG-S1
Abstract: lpddr2-s2 NT6SM16M16AG NT6SM16M16AG-S1I 128T64
Text: 256Mb LPSDR SDRAM NT6SM16M16AG NT6SM8M32AK Feature Options Fully synchronous; all signals registered on positive edge of z z Marking VDD /VDDQ system clock -1.8V/1.8V M Internal, pipelined operation; column address can be changed z z every clock cycle
|
Original
|
PDF
|
256Mb
NT6SM16M16AG
NT6SM8M32AK
-16Meg
-54-ball
-90-ball
x13mm)
16M16
NT6SM16M16AG-S1
lpddr2-s2
NT6SM16M16AG-S1I
128T64
|
A1930
Abstract: No abstract text available
Text: 256Mb LPSDR SDRAM NT6SM8M32AK Feature Options Fully synchronous; all signals registered on positive edge of Marking VDD /VDDQ system clock -1.8V/1.8V M Internal, pipelined operation; column address can be changed Configuration every clock cycle
|
Original
|
PDF
|
256Mb
NT6SM8M32AK
-16Meg
16M16
A1930
|