Untitled
Abstract: No abstract text available
Text: ISSI IS61SP12832 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM ADVANCE INFORMATION MARCH 1998 FEATURES DESCRIPTION • Internal self-timed write cycle TheIS S IIS61SP12832 is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the Pentium , 680X0™,
|
OCR Scan
|
PDF
|
IS61SP12832
100-Pin
119-pin
IS61SP12832
680X0TM,
org30/98
IS61SP12832-166TQ
IS61SP12832-166B
IS61SP12832-150TQ
|
N18D
Abstract: No abstract text available
Text: ISSI IS61SP12832 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM ADVANCE INFORMATION APRIL 1999 FEATURES DESCRIPTION • Internal self-timed write cycle T h e IS S IIS61SP12832 is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the Pentium , 680X0™,
|
OCR Scan
|
PDF
|
IS61SP12832
100-Pin
119-pin
IIS61SP12832
680X0TM,
IS61SP12832-166TQ
IS61SP12832-166B
IS61SP12832-150TQ
IS61SP12832-150B
IS61SP12832-133TQ
N18D
|
Untitled
Abstract: No abstract text available
Text: ISSI IS61SP12832 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM ADVANCE INFORMATION JUNE 1998 FEATURES DESCRIPTION • Internal self-timed write cycle TheIS S IIS61SP12832 is a high-speed, low-power synchro nous static RAM designed to provide a burstable, highperformance, secondary cache for the Pentium , 680X0™,
|
OCR Scan
|
PDF
|
IS61SP12832
100-Pin
119-pin
IS61SP12832
680X0TM,
IS61SP12832-166TQ
IS61SP12832-166B
IS61SP12832-150TQ
IS61SP12832-150B
|