Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DM74LS13 Search Results

    SF Impression Pixel

    DM74LS13 Price and Stock

    onsemi DM74LS139N

    IC DECODER/DEMUX 1X2:4 16DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DM74LS139N Tube 25
    • 1 -
    • 10 -
    • 100 $0.5908
    • 1000 $0.5908
    • 10000 $0.5908
    		Buy Now

    onsemi DM74LS138M

    IC DECODER/DEMUX 1X3:8 16SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DM74LS138M Tube 48
    • 1 -
    • 10 -
    • 100 $0.52125
    • 1000 $0.52125
    • 10000 $0.52125
    		Buy Now

    onsemi DM74LS138N

    IC DECODER/DEMUX 1X3:8 16DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DM74LS138N Tube 25
    • 1 -
    • 10 -
    • 100 $0.5908
    • 1000 $0.5908
    • 10000 $0.5908
    		Buy Now

    onsemi DM74LS132N

    IC GATE NAND 4CH 2-INP 14MDIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DM74LS132N Tube 25
    • 1 -
    • 10 -
    • 100 $0.5028
    • 1000 $0.5028
    • 10000 $0.5028
    		Buy Now

    Rochester Electronics LLC DM74LS139SJ

    DECIMAL DECODER, LS SERIES
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DM74LS139SJ Bulk 1,665
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.18
    		Buy Now
    Find more DM74LS13 price and stock on Findchips.com

    DM74LS13 Datasheets (93)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    DM74LS13 National Semiconductor Dual 4-Input Schmitt Trigger Original PDF
    DM74LS13 Unknown TTL Data Book 1980 Scan PDF
    DM74LS132 Fairchild Semiconductor Quad 2-Input NAND Gate with Schmitt Trigger Input Original PDF
    DM74LS132 Fairchild Semiconductor Quad 2-Input NAND Gates with Schmitt Trigger Inputs Original PDF
    DM74LS132 National Semiconductor Quad 2-Input NAND Gates with Schmitt Trigger Inputs Original PDF
    DM74LS132 Unknown TTL Data Book 1980 Scan PDF
    DM74LS132CW Fairchild Semiconductor Quad 2-Input NAND Gate with Schmitt Trigger Input Original PDF
    DM74LS132M Fairchild Semiconductor Quad 2-Input NAND Gate with Schmitt Trigger Input Original PDF
    DM74LS132M Fairchild Semiconductor Quad 2-Input NAND Gates with Schmitt Trigger Inputs Original PDF
    DM74LS132M Fairchild Semiconductor Quad 2-lnput NAND Gates with Schmitt Trigger Inputs Scan PDF
    DM74LS132M Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    DM74LS132M National Semiconductor Quad 2-lnput NAND Gates with Schmitt Trigger Inputs Scan PDF
    DM74LS132M National Semiconductor Quad 2-Input NAND Gates with Schmitt Trigger Inputs Scan PDF
    DM74LS132MX Fairchild Semiconductor Quad 2-Input NAND Gate with Schmitt Trigger Input Original PDF
    DM74LS132N Fairchild Semiconductor Quad 2-Input NAND Gate with Schmitt Trigger Input Original PDF
    DM74LS132N Fairchild Semiconductor Quad 2-Input NAND Gates with Schmitt Trigger Inputs Original PDF
    DM74LS132N Fairchild Semiconductor Quad 2-lnput NAND Gates with Schmitt Trigger Inputs Scan PDF
    DM74LS132N Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    DM74LS132N National Semiconductor Quad 2-lnput NAND Gates with Schmitt Trigger Inputs Scan PDF
    DM74LS132NX Fairchild Semiconductor Quad 2-Input NAND Gate with Schmitt Trigger Input Original PDF

    DM74LS13 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    54LS138FMQB

    Abstract: DM74LS138N DM74LS138 LS139 DM74LS138 Application 54LS138 54LS138DMQB 54LS138LMQB 54LS139 DM74LS139
    Text: DM74LS138, DM74LS139 Decoders/Demultiplexers General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times. In high-performance memory systems these decoders can be


    Original     		PDF DM74LS138, DM74LS139 LS138 54LS138FMQB DM74LS138N DM74LS138 LS139 DM74LS138 Application 54LS138 54LS138DMQB 54LS138LMQB 54LS139 DM74LS139

    54LS139

    Abstract: 54LS138 54LS138DMQB 54LS138FMQB DM54LS138 DM54LS139 DM74LS138 DM74LS139 LS138 LS139
    Text: 54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 Decoders Demultiplexers General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times In


    Original     		PDF 54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 LS138 54LS138DMQB 54LS138FMQB DM74LS138 DM74LS139 LS139

    DM74LS138N

    Abstract: No abstract text available
    Text: Revised March 2000 DM74LS138 • DM74LS139 Decoder/Demultiplexer General Description Features These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times.


    Original     		PDF DM74LS138 DM74LS139 DM74LS138 DM74LS138M LS138SJ DM74LS138MX DM74LS138N

    DM74LS132

    Abstract: DM74LS132M DM74LS132N DM74LS132SJ M14A M14D MS-001 N14A
    Text: Revised March 2000 DM74LS132 Quad 2-Input NAND Gate with Schmitt Trigger Input General Description This device contains four independent gates each of which performs the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a


    Original     		PDF DM74LS132 DM74LS132M 14-Lead MS-120, DM74LS132SJ DM74LS132N MS-001, DM74LS132 DM74LS132M DM74LS132N DM74LS132SJ M14A M14D MS-001 N14A

    DM74LS138

    Abstract: DM74LS138M DM74LS138N DM74LS138SJ DM74LS139 DM74LS139M DM74LS139N DM74LS139SJ M16A M16D
    Text: Revised March 2000 DM74LS138 • DM74LS139 Decoder/Demultiplexer General Description Features These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short propagation delay times.


    Original     		PDF DM74LS138 DM74LS139 DM74LS138 DM74LS138M DM74LS138N DM74LS138SJ DM74LS139 DM74LS139M DM74LS139N DM74LS139SJ M16A M16D

    DM74LS136

    Abstract: DM74LS136M DM74LS136N M14A N14A block diagram of AND gate
    Text: DM74LS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs General Description This device contains four independent gates, each of which performs the logic exclusive-OR function. Connection Diagram Dual-In-Line Package DS009819-1 Order Number DM74LS136M or DM74LS136N


    Original     		PDF DM74LS136 DS009819-1 DM74LS136M DM74LS136N DS009819 DM74LS136 DM74LS136N M14A N14A block diagram of AND gate

    DM74LS132

    Abstract: DM74LS132M DM74LS132N J14A M14A N14A W14B DM54LS132J DM54LS132W
    Text: DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains four independent gates each of which performs the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a slowly


    Original     		PDF DM74LS132 DS006389-1 DM54LS132J, DM54LS132W, DM74LS132M DM74LS132N DS006389 DM74LS132 DM74LS132N J14A M14A N14A W14B DM54LS132J DM54LS132W

    dm74ls13n

    Abstract: C1995 DM74LS13 DM74LS13M M14A N14A
    Text: DM74LS13 Dual 4-Input Schmitt Trigger General Description This device contains two independent gates each of which perform the logic NAND function Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing jitter free output


    Original     		PDF DM74LS13 DM74LS13M DM74LS13N C1995 RRD-B30M105 dm74ls13n DM74LS13 M14A N14A

    DM54LS133J

    Abstract: DM54LS133 DM54LS133E DM54LS133N DM74LS133 DM74LS133M DM74LS133N E20A J16A M16A
    Text: DM54LS133 DM74LS133 13-Input NAND Gate General Description This device contains one 13-input gate that performs the logic NAND functions Connection Diagram Dual-In-Line Package TL F 9818 – 1 Order Number DM54LS133E DM54LS133J DM54LS133N DM74LS133M or DM74LS133N


    Original     		PDF DM54LS133 DM74LS133 13-Input DM54LS133E DM54LS133J DM54LS133N DM74LS133M DM74LS133N C1995 DM54LS133J DM74LS133 DM74LS133N E20A J16A M16A

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm DM74LS138, DM74LS139 Decoders/Demultiplexers General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applica­ tions, requiring very short propagation delay times. In


    OCR Scan     		PDF DM74LS138, DM74LS139 LS138

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm DM74LS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs General Description This device contains four independent gates, each of which perform s the logic exclusive-O R function. Connection Diagram Dual-ln-Line Package


    OCR Scan     		PDF DM74LS136 DM74LS136M DM74LS136N S009819 14-Lead

    DM 0356

    Abstract: ic dM 0365 R dm 0365 r
    Text: S E M IC O N D U C T O R tm DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Descriotion w hich increases th e noise im m unity and transform s a slow ly changing input signal to a fa s t changing, jitte r free output. This device contains fo u r independent gates each of which


    OCR Scan     		PDF DM74LS132 DS006389-1 DM54LS132J, DM54LS132W, DM74LS132M DM74LS132N DM 0356 ic dM 0365 R dm 0365 r

    336 D

    Abstract: DM54LS133j 336D
    Text: tß a t i o n a l S e m i c o n d u c t o r DM54LS133/DM74LS133 13-Input NAND Gate General Description This device contains one, 13-input gate that performs the logic NAND functions. Connection Diagram Dual-ln-Line Package 1 16 2 ~ 1— 3 4 5 6 I 15 ill II


    OCR Scan     		PDF DM54LS133/DM74LS133 13-lnput 13-input TL/F/9818-1 DM54LS133E, DM54LS133J, DMS4LS133N, DM74LS133M DM74LS133N TL/F/9818-2 336 D DM54LS133j 336D

    Untitled

    Abstract: No abstract text available
    Text: S em ic o nd u cto r DM54LS133/DM74LS133 13-Input NAND Gate General Description This device contains one, 13-input gate that performs the logic NAND functions. Connection Diagram Dual-In-Line Package 1 2 3 4 5 6 16 ~ 1— I II 1 II limili 7 8 15 14 13 12 11


    OCR Scan     		PDF DM54LS133/DM74LS133 13-Input DM54LS133E, DM54LS133J, DM54LS133N, DM74LS133M DM74LS133N

    54LS13DMQB

    Abstract: 54LS13FMQB 54LS13LMQB DM74LS13M DM74LS13N E20A J14A M14A N14A
    Text: LS13 National Semiconductor 54LS13/DM74LS13 Dual 4-Input Schmitt Trigger General Description This device contains two independent gates each of which perform the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a slowly


    OCR Scan     		PDF 54LS13/DM74LS13 TL/F/10166-1 54LS13DMQB, 54LS13FMQB, 54LS13LMQB, DM74LS13M DM74LS13N 54LS13DMQB 54LS13FMQB 54LS13LMQB E20A J14A M14A N14A

    54LS136

    Abstract: 54LS136DMQB 54LS136FMQB DM54 DM54LS136J DM74LS136M DM74LS136N J14A M14A
    Text: Jl National Semiconductor 54LS136/DM54LS136/DM74LS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs General Description Features This device contains four independent gates, each of which performs the logic exclusive-OR function. • Alternate Military/Aerospace device 54LS136 is available. Contact a National Semiconductor Sales Office/


    OCR Scan     		PDF 54LS136/DM54LS136/DM74LS136 54LS136) TL/F/9819-1 54LS136DMQB, 54LS136FMQB, DM54LS136J, DM74LS136M DM74LS136N 54LS136 54LS136DMQB 54LS136FMQB DM54 DM54LS136J J14A M14A

    54LS133DMQB

    Abstract: 54LS133FMQB 54LS133LMQB DM74LS133M E20A J16A M16A N16E W16A
    Text: yw\National ÉSA Semiconductor 54LS133/DM74LS133 13-Input NAND Gate General Description This device contains one, 13-input gate that performs the logic NAND functions. Connection Diagram Dual-ln-Line Package 16 1 2 1 15 3 14 4- 13 5 12 6 7 8 G N D - 1 pill


    OCR Scan     		PDF 54LS133/DM74LS133 13-lnput 13-input 54LS133DMQB, 54LS133FMQB, 54LS133LMQB, DM74LS133M DM74US133N DM74LS 54LS133DMQB 54LS133FMQB 54LS133LMQB E20A J16A M16A N16E W16A

    U092

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R tm DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs GGIIGrdl Description which increases the noise immunity and transforms a slowly changing input signal to a fast changing, jitter free output. This device contains four independent gates each of which


    OCR Scan     		PDF DM74LS132 DS006389-1 DM54LS132J, DM54LS132W, DM74LS132M DM74LS132N U092

    DM74LS132N

    Abstract: DM54LS132J DM54LS132W DM74LS132M J14A M14A N14A W14B Y403
    Text: LS132 ZWA National ÆÆ Semiconductor DM54LS132/DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains four Independent gates each of which performs the logic NANO function. Each input has hystere­ sis which increases the noise immunity and transforms a


    OCR Scan     		PDF DM54LS132/DM74LS132 TL/F/6389-1 DM54LS132J, DM54LS132W, DM74LS132M DM74LS132N DM54LS132J DM54LS132W J14A M14A N14A W14B Y403

    Untitled

    Abstract: No abstract text available
    Text: February 1992 DM74LS136 Quad 2-Input Exclusive-OR Gate with Open-Collector Outputs General Description This device contains four independent gates, each of which performs the logic exclusive-OR function. Connection Diagram Dual-In-Line Package TL/F/9819-1


    OCR Scan     		PDF DM74LS136 TL/F/9819-1 DM74LS136M DM74LS136N TL/F/9819 RRD-B30M115/Printed DM74LS136

    DM74LS138N

    Abstract: 54LS138 54LS138DMQB 54LS138FMQB 54LS138LMQB 54LS139 DM54LS138J LS138 LS139
    Text: June 1989 54LS138/DM54LS138/DM74LS138, 54LS139/DM54LS139/DM74LS139 Decoders/Demultiplexers General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing appli­ cations, requiring very short propagation delay times. In


    OCR Scan     		PDF 54LS138/DM54LS138/DM74LS138, 54LS139/DM54LS139/DM74LS139 LS138 DM74LS138N 54LS138 54LS138DMQB 54LS138FMQB 54LS138LMQB 54LS139 DM54LS138J LS139

    LS138

    Abstract: 64 CERAMIC LEADLESS CHIP CARRIER LCC 54LS138 54LS138DMQB 54LS138FMQB 54LS138LMQB 54LS139 DM54LS138J DM54LS138W DM74LS138
    Text: S E M IC O N D U C T O R tm DM74LS138, DM74LS139 Decoders/Demultiplexers General Description cuit. All inputs are clam ped w ith high-perform ance Schottky diodes to suppress line-ringing and sim plify system design. These Schottky-clam ped circuits are designed to be used in


    OCR Scan     		PDF DM74LS138, DM74LS139 LS138 64 CERAMIC LEADLESS CHIP CARRIER LCC 54LS138 54LS138DMQB 54LS138FMQB 54LS138LMQB 54LS139 DM54LS138J DM54LS138W DM74LS138

    LS132

    Abstract: No abstract text available
    Text: LS132 yw\National ÆÜSemiconductor DM54LS132/DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs General Description This device contains four independent gates each of which performs the logic NAND function. Each input has hystere­ sis which increases the noise immunity and transforms a


    OCR Scan     		PDF LS132 DM54LS132/DM74LS132 DM54LS132J, DM54LS132W, DM74LS132M DM74LS132N LS132

    Untitled

    Abstract: No abstract text available
    Text: September 1992 Semiconductor & DM74LS13 Dual 4-Input Schmitt Trigger General Description This device contains two independent gates each of which perform the logic NAND function. Each input has hysteresis which increases the noise immunity and transforms a slowly


    OCR Scan     		PDF DM74LS13 TL/F/10166-1 DM74LS13M DM74LS13N