Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY7C1166V18 Search Results

    CY7C1166V18 Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    CY7C1166V18 Cypress Semiconductor 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Original PDF

    CY7C1166V18 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: CY7C1166V18 CY7C1177V18 CY7C1168V18 CY7C1170V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 18 Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36) ■ 300 MHz to 400 MHz clock for high bandwidth


    Original
    PDF CY7C1166V18 CY7C1177V18 CY7C1168V18 CY7C1170V18 18-Mbit CY7C1166V18, CY7C1177V18, CY7C1168V18, CY7C1170V18 CY7C1166V18)

    CY7C1166V18

    Abstract: CY7C1168V18 CY7C1170V18 CY7C1177V18
    Text: CY7C1166V18, CY7C1177V18 CY7C1168V18, CY7C1170V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 18 Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36) ■ 300 MHz to 400 MHz clock for high bandwidth


    Original
    PDF CY7C1166V18, CY7C1177V18 CY7C1168V18, CY7C1170V18 18-Mbit CY7C1177V18, CY7C1170V18 CY7C1166V18 CY7C1168V18 CY7C1177V18

    CY7C1166V18

    Abstract: CY7C1168V18 CY7C1170V18 CY7C1177V18
    Text: CY7C1166V18 CY7C1177V18 CY7C1168V18 CY7C1170V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency Features Functional Description • 18 Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36) ■ 300 MHz to 400 MHz clock for high bandwidth


    Original
    PDF CY7C1166V18 CY7C1177V18 CY7C1168V18 CY7C1170V18 18-Mbit CY7C1166V18 CY7C1168V18 CY7C1170V18 CY7C1177V18

    3M Touch Systems

    Abstract: No abstract text available
    Text: THIS SPEC IS OBSOLETE Spec No: 001-06620 Spec Title: CY7C1166V18/CY7C1177V18/CY7C1168V18/ CY7C1170V18, 18-MBIT DDR-II+ SRAM 2-WORD BURST ARCHITECTURE 2.5 CYCLE READ LATENCY Sunset Owner: Jayasree Nayar (NJY) Replaced by: None CY7C1166V18, CY7C1177V18 CY7C1168V18, CY7C1170V18


    Original
    PDF CY7C1166V18/CY7C1177V18/CY7C1168V18/ CY7C1170V18, 18-MBIT CY7C1166V18, CY7C1177V18 CY7C1168V18, CY7C1170V18 CY7C1177V18, 3M Touch Systems